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SUMMARY
The objectives of this work were to study Se implantation into semi- 
insulating GaAs and achieve reproducible electrical activation with the 
intention of relating the electrical properties of the implanted layers 
directly to the requirements of GaAs integrated circuits. The encapsulation 
of GaAs is essential for high temperature post implant annealing and 
many problems related to outdiffusion of Ga or As, the redistribution 
of impurities together with the breakdown of the encapsulant had been 
reported! when this work began in 1 9 7 7 .The implantation results achieved 
at that time showed a variationiin the electrical activation dependent 
on the type of encapsulant used, the commercial source of the substrates 
and the species chosen as the implanted impurity. These are reviewed 
in the literature survey.
In this thesis the development of an apparatus for rapid deposition
of CVD Si^N. from mixtures of silane and ammonia is described. The 3 4
properties of this encapsulant were investigated using a range of physical 
techniques. Epitaxial n on n+ GaAs was annealed at high temperatures 
using the CVD Si^N^ encapsulant to investigate the effects of high temper­
ature annealing on the electrical properties of GaAs. The results of 
this work established the encapsulant quality to be excellent and suitable 
for post implant annealing of semi-insulating GaAs. The variations
S
in the quality of semi-insulating substrates were investigated by the 
electrical measurements of implanted samples and by secondary ion mass 
on samples implanted with a low dose of Se ions which would be suitable 
spectrometry analysis. The major part of the implantation studies were 
for development of integrated circuits. The electrical activation,
A,f | ,*■->
carrier profile and mobility of a number of samplesj were determined and 
the reproducibility of the electrical activation, profile shape and 
high mobility confirmed. The relationship between the FET dc characteristics 
and the implanted profile was established both experimentally and by using 
a computer model.
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Chapter 1 Introduction 
1. INTRODUCTION
The Materials and Devices Division of British Telecom Research Labs 
has been involved in development work with Gallium Arsenide (GaAs) since 
1972, and it became clear during the course of this early work that 
significant advantages in device development would be gained by using ion 
implantation. Many of the device structures of interest could benefit 
from the use of ion implantation technology, for example the hi-lo Read 
IMPATT diode, but the FET device was particularly attractive. The 
manufacture of the FET requires a thin conducting layer formed on the 
surface of a semi-insulating substrate and its three terminal structure 
allows precise and simple signal modulation compared with a diode. The 
thin conducting layer may be formed by ion implantation but the 
performance of this device is very dependent on implantation conditions
such as the energy, the dose and the percentage electrical activation,
emphasizing the need for close control over all aspects of
development manufacture. Initial experiments to achieve reproducible low 
dose implantation were frustrating and unsuccessful, demonstrating the 
existence of a number of complexly interwoven material problems 
exacerbated by the need to operate at the ' limit of the implantation
equipment. In order to use ion implantation in the manufacture of devices
it was essential to investigate and understand these problems, as the 
future development of ion implantation depends upon the method being a 
viable alternative for doping semiconductors.. This thesis describes the 
study which was undertaken from 1977-1980 to investigate both the 
material and electrical properties relevant to the aim of achieving 
reproducible low dose ion implantation, suitable for the manufacture of 
GaAs FET's and integrated circuits, and to understand the relationships 
between implantation and device parameters.
There existed a wide choice of conditions for ion implantation into 
GaAs and it was necessary to choose those most relevant to the objectives 
of the study. For example the choice of ions was between Si, S, Se,
Te, Sn and Ge. Various advantages and disadvantages result in Se being 
the best choice and this element was used exclusively throughout this 
study. Investigations into Se ion implantation of GaAs include studies
1
of the interactions at high temperature between the substrate 
material and its native, "grown-in", impurities; the encapsulation and 
the implanted dopant. The requirements of good encapsulation can be 
clearly defined:- the encapsulant should have good adherence to the 
semiconductor throughout annealing without blistering or flaking; the 
combination chosen should not interact at the annealing temperature and 
should be metallurgically inert; the GaAs sample surface should retain 
a mirror finish free of haze, etch pits and other blemishes. The required 
properties of high quality semi insulating substrates were subtle and 
difficult to define; indeed much research effort is currently still in 
progress in this area, however, the best source of substrate material 
was identified together with the need for high purity. The study of 
very low dose Se implantation was undertaken, using the best quality 
substrates available, to investigate the limitations of the technology 
for development of direct ion implantation into semi-insulating substrates 
for integrated circuit development. Finally the relationships between 
the implantation conditions and dc parameters of FET’s were investigated.
y£' These devices are used as the building blocks in the design of integrated
< circuits and required precisely defined parameters. The predictions
1 2 - 2indicated the need for low doses, (less than 3 x 10 cm ) and shallow 
depth, (energy near to 200 keV for Se) and it was these parameters which 
were characterized.
The development of GaAs devices and integrated circuits was not unique 
to BTRL requirements and there was world wide interest in the field 
with large research organisations such as Rockwell, Westinghouse, Hewlett 
Packard and Hughes having research effort directed in this field. Therefore 
throughout the study a large amount of relevant research data has been 
published. In writing this thesis relevant publications up to the end 
of 1981 have been included, many demonstrating concurrent effort to our 
own.
2
(Jnapter 2 Literature Survey
2.1 Introduction
The studies discussed in this thesis are essentially related to n type 
doping of semi-insulating GaAs by ion implantation using selenium (Se) 
ions; the objective of the work being development of ion implanted 
GaAs digital integrated circuits. In order for British Telecommunications 
to be able to specify the manufacture of these circuits for installation 
in communication systems in the future, it would be necessary for BTRL to 
be able to specify all aspects of their manufacture including the required 
dose and energy for implantation together with the necessary precautions for 
encapsulation and annealing. At the start of this work it would have been 
impossible to do this. The following literature survey describes the 
state-of-the-art at the commencement of the work and.identifies the out­
standing problems which needed to be resolved.
GaAs, unlike silicon, is a compound semiconductor and is therefore more 
complex in its interactions with dopant impurities. For example Se 
occupies an As site as a n type.dopant while Si occupies a Ga site, 
however, Si being in group IV is amphoteric and may occupy an As site 
when it would act as a p type dopant. Removal of the defects created 
in the crystalline structure of GaAs during implantation as 
well as placing the implanted impurity in a substitutional site requires 
a high annealing temperature, 800-950°C. It is well known that GaAs, 
unlike silicon, undergoes thermal degradation and therefore requires 
encapsulation during heat treatment. These factors together with others 
(such as impurities already present in the substrates) interact with 
each other in a highly complex fashion, which results in spurious effects 
on the electrical activation of the implanted species. An understanding 
of these pertinent factors is an important basis for this experimental work 
and it is these which are considered in the following literature survey.
2.2 Encapsulants for GaAs
A major part of any study on implantation into semiconductors must be 
concerned with the post implant annealing heat treatment, which is necessary 
to remove implantation damage (the mechanism by which this arises will 
be discussed later). This is particularly true for III-V compounds.
Post implant annealing of GaAs is an essential process to achieve good 
electrical activation of the implanted ion and to remove implantation 
damage. Previous studies have shown the temperature required to achieve this 
lies in the range 800 to 900°C but it is well known that GaAs undergoes
thermal degradation. At temperatures as low as 200°C arsenic evaporates 
from the substrate and vacancies are created at the surface which are capable 
of migrating into the bulk and may alter the conductivity of the sample.2 
For higher temperatures, greater than 600°C, dissociation of GaAs occurs 
with the formation of droplets of Ga at the surface. This degradation can 
be avoided and two ways have been explored in the literature. The first 
possibility consists of encapsulation of the substrate by a thin film of a 
material preventing any evaporation. The other possibility consists of heat 
treatment in thermodynamic equilibrium, i.e. in the presence of a partial 
pressure of As and Ga corresponding to the saturated pressures at the 
temperature under consideration. In general both of these approaches 
can be equally satisfactory for the thermal treatment of GaAs but the 
second method is more difficult to carry out because of the practical 
difficulties of handling toxic gases. Therefore the former method of 
encapsulation has been more extensively investigated. The nature of 
the encapsulant and its method of deposition have a strong influence 
on the electrical effects produced by the implantation and anneal cycles.
An effective encapsulant for implanted GaAs should be able to protect 
reliably the material from decomposition at temperatures up to at least 
900°C and prevent out diffusion of the implanted species. Poor encapsulation 
may result not only in low activation of the implanted species, but 
also in carrier concentration changes in the substrate. For example 
it has been reported that out diffusion of arsenic may result in high 
resistivity regions below the actual implant.^ These and other substrate 
effects can confuse or mask the true implantation results. Furthermore 
semi-insulating GaAs is a compensated material, both chromium and oxygen 
are deliberately added to achieve compensation. These elements introduce 
deep levels in the band gap which trap both shallow donors and acceptors. 
Under the action of thermal treatment these impurities may be re-distributed, 
and in the regions affected by such re-distribution the electrical 
properties of the material will be altered which can result in the appearance 
of n or p type phantom conductivity. It is apparent that the regions 
with particular sensitivity to these redistributions are the surface 
and any interface. In particular, thermal stability of semi-insulating 
substrates is not an intrinsic property, with little or no dependence 
on its crystallographic quality. The two major factors which can be 
identified as contributing to thermal conversion of SI GaAs are the 
concentration of impurities, and the properties of the encapsulant.
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A large range of encapsulants have been tried and assessed by many
workers in an attempt to overcome this problem, these include both dielectric
and metal fil»"s deposited by a variety of techniques. Table 1
shows this range of encapsulants which have been used with their maximum
anneal temperatures. Although this is not necessarily a complete list
it serves to demonstrate the amount of effort which has been applied
in attempts to develop an efficient encapsulant for GaAs.
Table 1
Encapsulant Anneal Temp 
°C
Comments
None 600
Poor activation
Annealing up to 925°C required 
for high doses, therefore 
encapsulation essential
CVD Si02 Up to 900 Used extensively, allows Ga 
out diffusion
rf sputtered 
Si02
Up to 900 allows Ga out diffusion
rf- sputtered 
S13 \
Up to 950 Blistering often reported. 
Subsequently successful.
Plasma
Si3N4
Up to 1100 Blistering reported for early 
attempts, subsequently used 
successfully
CVD Si0N 
3 4
Up to 1000 Used successfully can be deposited 
over a wide range of conditions.
Sputtered
A10N
Up to 950 Not widely used
Evaporated
A1
Up to 720 Unsuitable at high temperature
Capless Anneal 
(CAT)
Up to 950 Requires use of toxic atmosphere 
and specialised apparatus
Materials Assessed As Encapsulants For GaAs
5
Of the methods which have been investigated to prevent dissociation 
of GaAs during heat treatment the use of dielectric films has received 
most attention with equal emphasis on both silicon dioxide and silicon 
nitride following their wide use in silicon technology. Dielectric 
films may be deposited by several different techniques, for example, 
chemical vapour deposition, RF sputtering, or plasma enhanced deposition. 
All of these methods have been applied to GaAs with varying degrees 
of success.
4
Gyulai, Meyer and Mayer commenced studies of implantation into GaAs
as early as 1970 and later the same year applied RBS to compare the
properties of CVD SiO^ and Si^N^ deposited on GaAs. Unfortunately
these initial results showed that Ga diffused through both of these
dielectrics during annealing, however, in 1972 another group"* using
RBS and luminescence studies showed there was little if any diffusion
of Ga or As through high quality plasma nitride. To substantiate
17 -3 -1this, a low value for the diffusion coefficient of 5 x 10 cm s for
Ga in Si N was measured by Lodding and Lund-kvist,^ while Japanese 
7
workers (1978) implanted radio-active arsenic into GaAs which was then
encapsulated with either evaporated SiC^ or CVD Si^N^. After annealing
at 900°C for 20 min the dielectric films were dissolved and analysed for
radio active arsenic which was detected in the Si0« but not in CVD SiN.
8Molnar (1976) also annealed GaAs encapsulated with SiO^ up to 900°C and
a fall in carrier concentration of two orders of magnitude from
17 -3 15 -3
2 x 10 cm to 10 cm was observed; further evidence of the poor
g
encapsulation properties of SiO^ compared with Si^N^. Donnelly (1975) 
definitively established rapidly deposited high quality CVD Si^N^ 
to be an excellent encapsulant for post implant annealing of GaAs 
and excellent results were achieved, but there were continuing references 
in the literature to encapsulation problems for various dielectrics.
There were reports of gallium out diffusion and of blistering of the 
encapsulant with loss of adhesion, particularly for sputtered films.^ 
VaidyantiVh^ and co-workers (1977)^ compared the encapsulation properties 
of CVD SiC^ and plasma deposited Si^N^ using photoluminescence and 
Auger Electron Spectroscopy (AES) profiling as the analytical techniques. 
The essence of the study, however, was a comparison between Si^N^ with 
a very low oxygen contamination with films having high levels of oxygen 
contamination. Gallium out diffusion did not occur through high quality 
oxygen free Si^N^ but was detected in the contaminated Si^N^.
6
These results explain many previous incongruous results
assuming some earlier Si^ N^ , tilms were oxygen contaminated. The method
of growing the high quality plasma Si.-N was described in a separate paper
12 5 
by Helix et al . It was necessary initially to pump down the apparatus to
_6
5 x 10 toor and initiate a nitrogen plasma, with the wafer shielded,
to remove trace oxygen before introducing silane into the system and
depositing the film onto the GaAs substrate at 300°C. Subsequently Lidow 
13
and Gibbons have reported using a double layer encapsulant of plasma 
SigN^ and arsenic doped CVD Si02 reproducibly up to an anneal temperature 
of 1100°C.
14Taff compared the properties of CVD, sputtered and rf promoted glow 
discharge films and re-defined the values for the physical constants.
It was concluded that an amorphous Si^N^ film would have a refractive 
index of 2.03 and a dielectric constant of 7.4 F/cm. The etch rate 
should be 150 ft/min in 48% HF. CVD Si^N^ formed at 900-1100°C from dilute 
silane in ammonia approaches this description except for a small amount 
of chemically bound hydrogen. A review paper by Pliskin^ compared the 
properties of dielectric films including Si^N^. The salient points 
were that CVD deposition using silane and ammonia in the temperature 
range 700-1100°C was the most used technique giving consistent results 
compared with sputter or plasma deposited films. The table below 
taken from the paper presents the physical properties of good quality 
CVD Si3N^
Table 2
Deposition temp 
°C
Refractive Index Etch rate 
49% HF (ft/m)
Tensile Stress 
xlO dyn/cm „ 
(xlO Newtons/m )
a) b)
1000 2.025 100 140 6.8
950 2.025 110 330 8.0
900 2.023 140 750 9.2
850 1.9.81 250 10.4
800 1000 12.0
Physical Properties of CVD Si^N^ (taken from ref 15.)
a
, results reported by different experimentalists
Irene'1'” (1976) characterized the residual stress of CVD Si~N, and a
9 2
tensile film stress of 10 dynes/cm was measured decreasing slightly 
9 2
to 6 x 10 dynes/cm for increased deposition temperature. It was stated 
that a compressive stress of the same magnitude has been reported for 
sputtered films, which is a significant difference in film properties 
for the two deposition techniques.
However, films other than SiO^ and Si^N^ have been assessed as encapsulants.
Evaporated aluminium films have given reproducible results up to 720°C
for both donor and acceptor implants.^ Reactively sputtered aluminium
oxynitride was found to be superior to reactively sputtered Si^N^ for
annealing selenium implants up to 950°C, as photoluminescence spectra
indicated the presence of a larger number of Ga vacancies in the Si„N
18
encapsulated GaAs. a  completely different approach for post implant
annealing of GaAs was the capless annealing technique (CAT) first reported
19 20
by Immorlica and Eisen (1976 & 1980) * where GaAs samples were embedded
in arsenic saturated graphite powder and annealed at 850°C for 30 minutes
21
Malbon, Lee and Whelan reported annealing in a controlled arsenic atmosphere
using a quartz tube with a resistance heated furnace mounted on tracks.
An alternative was to derive the arsenic atmosphere from thermal decomposition
22
of arsine gas and anneals up to 950°C have been carried out with a
partial pressure of arsine of 1.12 torr. The simple method of placing
23
wafers face to face has also been used successfully up to 880°C.
SUMMARY
In deciding which encapsulation technique to use for this study consideration 
was given to the existing state-of-the-art encapsulation techniques with 
other conflicting priorities. It had been established in the literature 
that Si^ N^ , was superior to SiO^ as a barrier preventing loss of both Ga 
and As. The technology for deposition of these films has been well 
established and the resulting film properties characterised. The properties 
of the CVD Si^N^ films deposited in this study will be compared with these 
results to establish the quality of the films. For the objectives of this 
work a batch production type process was desirable, such as can be 
achieved with sputter or plasma deposition but many technical difficulties 
had been reported in using commercial equipment for this work and the most 
successful rigs were constructed within research labs. The blistering of 
plasma deposited Si^N^ films was a major problem with no clear solution, however
8
it was clear from the literature that chemical vapour deposition gave 
Si^N^ films with superior physical properties. The use of this technique 
was attractive as it would require a fairly simple apparatus. Therefore it 
was decided to attempt to construct the type of apparatus first described 
by Donnelly.
2.3 Ion Implantation
Introduction. Ion implantation is the bombardment of the surface
of a sample with a beam of ions, with energies between 10 keV and 1 MeV,
in a vacuum. The ion bombardment changes the chemical composition and the atomic
lattice of the substrate and therefore alters its chemical and physical
properties. For n type doping of semiconductors the ion beam consists
of charged impurity ions that act as donors when they have become established
at the appropriate lattice site. The damage caused by the bombardment
is generally a disadvantage and is therefore followed by thermal annealing
to remove the crystal damage. Until recently thermal diffusion was
the most widely used method for doping semiconductors, however, from
about 1970 ion implantation became more universally adopted for doping
silicon and has now almost completely replaced the diffusion techniques.
Ion implantation has a number of significant advantages compared with 
diffusion. The control over the doping concentration and layer thickness 
can be more accurate, particularly when thin layers of less than lOOOR 
are required. The penetration depth of the ions may be easily controlled 
and ions may be implanted which cannot be easily diffused into the substrate.
It is also possible to implant ions through thin surface layers, for 
example As may be implanted into silicon through a Si^N^ film. However 
it is also possible to use thicker dielectric films or patterned photoresist 
as a mask and so achieve discrete implanted areas. These simple examples 
serve to demonstrate the versatility of ion implantation.
During implantation the incident ions lose their energy in collisions 
with the target, usually described as inelastic electronic and elastic 
nuclear collisions. The various quantities encountered in the implantation 
process, such as the energy loss per unit path length and the penetration 
depth are usually calculated from the theory due to Niels Bohr and developed 
by J Lindhard, M Scharff and H E Schiott known as the LSS model. In 
this model the implanted ions lose their energy both through collisions
with the nuclei of the substrate atoms and through electron interactions.
The collision processes between the ions to be implanted and the nuclei
of the substrate atoms, which are partly screened by electrons are determined
by coulomb forces. These collisons are elastic, the transferred energy
is purely kinetic. This elastic collision process is responsible for
the displacement of atoms in the substrate, and hence for the damage
produced in it. The interactions of the ions to be implanted with the
electrons in the substrate are associated with excitation and ionization
processes and are therefore inelastic. Initially the energy loss is
mainly by electronic collisions but as the ion energy decreases nuclear collisio
predominate. The energy of an implanted ion therefore is initially
dissipated by electronic collisions within the substrate but as the
ion energy decreases nuclear collisions became more probable and this
interaction results in the ion coming to rest at a certain depth into
the substrate. The depth at which the ion comes to rest, known as the
ion range Rp, depends on the atomic number of both the ion and substrate
as well as the ion energy. Therefore the implanted ions come to rest
over a small range of penetration near to the defined ion range as the
stopping process depends on the probability of nuclear collisions.
The scatter in the final depth of penetration is defined by the half
width of the distribution ARp. The LSS model has also been used to
calculate the mean penetration depth for different combinations of ions
24 +
and different substrate materisls. For Se ions of 400 KeV energy into 
GaAs the mean penetration depth is 0.137 micron with a standard deviation 
of 0.0557 micron. A Gaussian distribution is often used to represent 
the dispersal of implanted ions in a solid target after they had come 
to rest. The distribution can be represented by
.2
1
x-R
Where X = ^ and ARp is the standard deviation. This distributionAR
is well characterised
N
s 2
10
When x = R the exponential function is 1 and
N
N/ \ = N =
P
In these equations is the carrier concentration at depth X, the
carrier concentration at the peak of the distribution and Ns the number 0f 
2ions per cm . incident at the surface.
2.4 The Interaction Between Choice of Encapsulant, the Implanted Ion and the 
Anneal Temperature
The important factors for achieving successful doping of GaAs by ion
25implantation were elucidated by Eisen. The defects produced during 
implantation must be minimised by the appropriate thermal treatment 
which may involve heating at elevated temperature during implantation 
as well as post implant annealing. The annealing temperature required 
was shown to be high for zinc implants where channelled backscattering 
had shown even after annealing to 880°C that residual damage was present 
and annealing to 950°C was necessary to give a channelled backscatter yield 
similar to that of unimplanted material. Measurement of electrical 
properties provided further evidence of the need for high annealing 
temperatures, and for p type implants (used to manufacture GaAs lasers) 
it was necessary to anneal to 900°C to achieve efficient optical emission.
These results suggested anneal temperatures as high as 900°C might 
be required to eliminate the defects produced during implantation.
Beryllium, cadmium, magnesium and zinc had all been investigated as p type 
dopants, being implanted at ambient temperature and annealed with SiC^ 
encapsulation. In most cases maximum activation was achieved after annealing 
at 800°C except for Be where 600°C was adequate. For n type doping sulphur (S) 
and tellurium (Te) have been studied. S implantation gave carrier 
concentration profiles deeper than the LSS prediction, a tendency which 
increased with dose indicating the diffusion problems associated with 
this ion. Improved results were obtained at an elevated substrate temperature 
for Te implantation taking advantage of a rapid increase in crystal 
ordering at 150°C, and Si^N^ encapsulation was found to be superior to 
SiO^ giving a higher electrical activation.
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By 1976 the experimental results were more consistent. A wide choice
of encapsulants existed but careful comparisons between them were being
carried out. Sakurai, Nanbu and Furuya compared CVD SiO^ with sputtered
Si^N^ for sulphur implants at ambient and 200°C. SiO^ encapsulation
resulted in a higher doping efficiency but with a high concentration of deep
traps. Using Si^N^ encapsulation and implanting at 200°C
resulted in layers with superior electrical properties. Davies, Kennedy 
27
& Ludington compared n type dopants from Group IV to those of Group
VI (as either may be used for GaAs), however, Group VI elements, are
n type dopants when on the As site while Group IV elements are amphoteric
and in contrast give n type conductivity on Ga sites. SiO£ had been
widely used for encapsulation and it was known that Ga readily diffuses
through it. This effect, however, may enhance the electrical activation
of Group IV elements by facilitating substitutional location of the
implanted atoms on a Ga site but for a n type dopants using Group VI
elements a Ga vacancy donor complex may be formed acting as a compensating
centre. In a comparison of Si^N^, SiO^ and Ga doped SiO^, for S and Si
implants into GaAs the 1order of merit’ for S was Ga-SiC^, ^i^N^ and
finally SiO^ while for Si implants, SiO^ gave the optimum result,
indicating the outdiffusion of Ga to be benefit for this case. Ambridge 
28
and Heckingbottom proposed that dual implants of Ga plus Se would
maintain stoichiometry and give better electrical properties and higher
29
carrier levels than Se alone. Stolte has investigated these ideas
experimentally and initial work using low doses clearly demonstrated
that addition of Ga enhanced n type activation while As depressed it.
30
Stoneham, Patterson & Gladstone at the same laboratories compared dual 
implants of Se to Se+Ga and Si to Si + P for high doses confirming a 
similar effect.
The work reviewed here demonstrates the complexity of implantation into 
GaAs. The final Implant profile is affected by many factors such as 
the choice of ion, choice of encapsulant and the temperature of the 
anneal. In general implanted atoms of low atomic number such as beryllium 
require a lower anneal temperature near to 600°C while high atomic number 
elements for example Te and Zn, require an anneal temperature near to 
950°C to remove all implantation damage. Some encapsulants, such as 
Si0 2 > promote a change in substrate composition by allowing outdiffusion 
of Ga, which results in both electrical and chemical changes in addition to
12
those anticipated by the introduction of the implanted impurities alone.
It was shown that dual implantation could be used to retain the 
compositional balance of the crystal and had dramatic effects on the 
implantation results. These types of interaction are characteristic 
of GaAs and result from the complex nature of this semiconductor.
As it is a compound semiconductor there are two dissimilar
lattice sites, which results in chemical interactions for some impurities.
Also the low temperature at which GaAs decomposes has to be exceeded
for effective post implantation annealing. To be able to carry out reproducible
and predictable implantation in GaAs represents an interesting challenge.
2.5 n Type Dopants For GaAs Implantation
For n type implantation into GaAs the choice of ions lies between certain 
group IV and group VI elements, namely tin (Sn), selenium (Se), silicon (Si), 
sulphur (S), tellurium (Te) and germanium (Ge). Some previous studies have 
been made involving these elements, therefore certain advantages and 
disadvantages can be identified with respect to their use for the development 
of implantation suitable for digital integrated circuit work.
Both Sn and Te have a large atomic mass which results in very shallow
penetration, also Te has been shown to give flat profiles with long tails
thought to be due to the deflection of the incoming Te ions into
channelling directions. Ge is an amphoteric dopant for GaAs and has
given both n and p type activation when implanted depending on the conditions
31of the experiment. Sealy and Surridge reported n type layers while
32 •
Yeo et al found both n and p type layers depending on ion dose and anneal .
temperature. For device applications S was an early contender but tends
to diffuse rapidly during the post implant anneal, resulting in long
diffusion tails. The devices fabricated from these layers would not be
suitable for a digital GaAs integrated circuit. There are some problems in
implanting both S and Si ions since the most abundant isotopes of these
elements have the same mass number as oxygen and nitrogen respectively, and
it is difficult to avoid producing these latter ions. Therefore the purity
of S and Si beams may be uncertain. These restrictions do not apply
to certain isotopes of Se. This element has five isotopes and Se 78
may be selected unambiguously in a magnetic momentum analyser.
Therefore Se 78 was chosen for the work of this thesis because it is
very suitable for implantation, giving profiles close to LSS predictions
with suitable penetration for development of GaAs digital integrated
circuits at the implantation energies employed.
13
uonneiiy nas reported some of the best results for Se implantation, shown
14 -2
in Fig 1, with 80% activation for doses up to 10 cm . The maximum
18 “3
peak doping achieved was 3 x 10 cm , a value difficult to exceed by 
normal Se implantation. These results were achieved using an energy 
of 400 keV and substrate temperature of 350°C with annealing 
up to 950°C.
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Fig. 1 Sheet Hall Measurements of Se Implanted GaAs. 
(taken from Donnelly, ref.33)
The effect of substrate temperature on activation was also characterised
14 -2
for a dose of 1 x 10 cm using a constant anneal temperature of 900°C.
A major improvement in activation was observed by raising the substrate 
temperature to 200°C but further increases brought only marginal improvement 
by comparison, shown in fig 2.
14
Fig. 2 The Effect of Substrate 
Temperature on the Carrier 
Concentration Profile for Se 
Implanted GaAs.
(taken from Donnelly ref.33)
Further extensive work on selenium implantation was reported by Lidow 
34et al. Initially they reported a double layer encapsulant for annealing
up to 1100°C. The quality of the plasma Si^N^ does not appear to be
as good as Donnelly's CVD Si^N^ as they initially reported some oxygen
contamination and lower activation after annealing at 900°C.
In a later paper these problems were overcome and an Auger profile after
annealing at 1050°C for 15 min showed no Ga outdiffusion or interface
19 -3degradation. Using this encapsulant a peak doping of nearly 10 cm was
16 —9
achieved by implanting a very high dose of 10 cm and annealing at 1100°C.
There has been similar interest in Si implants as they were equally
suitable for channel implants for FETs. Donnelly showed good activation
21of Si implants in 1975. Malbon, Lee and Whelan reported successful 
capless anneals and later SIMS analysis confirmed that no diffusion of SI
3
occurred on annealing and measurements of R & Ar  agreed with LSS predictions.
36 ® R ■
Tandon et al attempted to take advantage of the good activation of room
temperature implanted silicon to obtain a high doping level, but the best
18 “3 37achieved was 2 x 10 cm . Masuyama et al (1980) found a considerable
redistribution of Si for high doses and believed complex interactions
38between defects and impurities occurred during annealing. Liu et al
have presented an extensive review of their work on Si implantation, culminatin
in multiple implants to produce a flat concentration profile to a depth
17 —3of 1.2 microns with a carrier concentration of 6 x 10 cm
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2.6 Semi Insulating Gallium Arsenide
One of the major advantages of GaAs over silicon was the availability
of semi-insulating substrates with resistivities greater than 10^ ohm
cm. In terms of integrated circuit development this results in a reduced
parasitic capacitance compared with silicon technology, where it is
necessary to use a substrate of the opposite doping type and isolate
devices with p-n junctions. There have been, however, major problems
in the use of semi-insulating substrates in GaAs technology. Although
this material has been available and in use since about 1970, serious
doubts were raised concerning the quality of the material. The intrinsic
7 3carrier concentration of GaAs is 3 x 10 cm at room temperature while
•J /   ^ C
control of the impurity concentration lies in the 10 -10 cm"" range
and doping control is not good enough to achieve perfect compensation. 
Therefore the approach has been to add chromium (Cr), which gives a deep 
level near to mid band gap, to compensate for residual shallow donors 
and acceptors.
39The early work on the variability of S.I GaAs was reported by Barrera.
In the manufacture of GaAs FETs using epitaxially grown layers he described 
how the substrate problems such as line defects, point defects but mainly 
rapidly diffusing impurities related to variability in production of 
devices. A standard heat treatment test was used to validate substrate 
quality and it was found that device performance correlated directly
40with substrate resistivity measured after heat treatment. Zucca (1976)
presented similar work. After heat treatment a fall in the substrate
resistivity was observed and a p type layer was detected which was shown to
41
be due to manganese. Kim et al, at the same meeting, reported the first
application of SIMS analysis to thermal conversion. Initially bulk
impurity levels were measured and the main constituents found were
Cr, 0, Si and C with lower levels of Fe, Cu and Zn. After heat treatment
at 740°C for 2 hours in a hydrogen atmosphere pile up of Cr and Si at
the surface was observed. They concluded that a balanced low impurity
concentration of Cr, Si & 0 appeared to yield the highest resistivity and the
least disturbance in the redistribution of surface impurities during heat
42
treatment. Lum and Wieder carried out similar heat treatments at a higher 
temperature (900°C) and detected an n type layer. They explained these 
effects in terras of carbon forming a C-Ga donor centre and a reduction of 
acceptors due to C on As sites.
16
Donnelly (1977) was one of the first to report large variations for
low dose Se implants with different Cr-GaAs ingots. Anomalous results
were obtained for a large percentage of the commercially available ingots
and, after a typical post implant anneal at 900°C for 15 min, some samples
12 -2showed a sheet carrier concentration as high as 4 x 10 cm , even though 
not implanted.
SUMMARY
The work for this thesis was commenced shortly after Donnelly had reported 
the variation of implantation results using semi-insulating GaAs substrates. 
Therefore the interaction between the choice of substrate and ion implantation 
results existed in addition to those already described relating to the 
interactions between the encapsulant, the implanted ion and the anneal 
temperature.
2.7 Gallium Arsenide FETs and Integrated Circuits
There is a direct relationship between the electrical characteristics 
of the implanted layer and the dc device parameters and performance of the GaAs 
FET. The final objective of the work reported in this thesis was to be able 
to provide a custom implantation service for GaAs integrated circuits; 
to be able to predict the dose and energy required for Se implantation 
to give certain device parameters. The inter-relationships between the 
encapsulation, the implanted ion, the anneal temperature and substrate have 
been discussed in the preceeding sections. These complex interactions 
have a direct effect on the resulting device characteristics and performance. 
Therefore in this final section of the literature survey the design and 
dc operation of the GaAs FET is reviewed to emphasize the accuracy required 
for penetration, dose and electrical activation for custom ion implantation 
for devices and the essential requirement of reproducibility.
The applications of low power FETs fall into two areas: either low noise, 
low signal devices or digital integrated circuit FETs. The design of 
the FET differs for these two applications, which effects the implantation 
requirements for these devices, and these differences will be more fully
17
discussed in the following section. The basic GaAs FET structure is
shown in fig 3. This consists of an ion implanted n type layer on a
semi-insulating substrate with source and drain ohmic contacts and a
Schottky gate contact. Typical dimensions for devices are a gate length
(1) of one micron and width (w) ranging from 500 microns to 50 microns depende
on the application. Initially the n type layer was grown by vapour phase
17 -3
epitaxy to a thickness of 0.3 microns with a doping level of 1 x 10 cm 
This method has now been superseded by ion implantation directly into 
a semi-insulating substrate. The devices can be isolated either by 
chemical etching or by discrete implantation through a photo-resist 
mask. The microwave performance of GaAs FETs was superior 
to all other equivalent transistors above 10 GHz for low noise and high 
power CW amplifiers and oscillators, due to the superior physical properties 
of GaAs compared to silicon*
OHMIC
/  Sem i-tniulJtifM j legion
Fig, 3 The Ion Implanted FET Structure.
In normal operation the device is biassed with +3 volts potential between 
the source and drain; the Schottky barrier gate is reverse biassed 
so that the depletion layer beneath it sweeps out and pinches off the 
conducting layer between the source and drain, causing the device to 
switch off. The resulting dc characteristics are shown in fig 4 
taken from the work of Drajrgeid et al.^
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Fig.4 The DC Characterist 
of a GaAs F3T.
(taken from Drangeid et a 
ref.44)
The current reaches a saturation level for an electric field of 
5 kV/cm and is described by
I = q v N a W 
sat ^ s
where q is electronic charge, v the saturated drift velocity, N the
s
carrier concentration, Taf the conducting layer thickness and W the 
device width. For an ion implanted layer
N a a N
where N is the sheet carrier concentration 
s
sat
q v N W 
s s
The best fit value for v has been found to be 1.1 x 10 cm/s. Therefore the
s
initial saturation current of an ion implanted layer, is a simple 
parameter to calculate. The layer, however, is perturbed 
by the built in depletion layer after gate deposition by a factor which 
can be characterized by measurements and taken into account. The voltage 
needed to pinch off the channel was a combination of this built in voltage 
and the applied reverse bias
19
2
V N a
V + V,. = 2 e  e 
p bi ; o
x _ i a
y £ - where£Q is the permittivity of free space (8.85 x 10 F/cm) and £ is
the specific dielectric constant of GaAs > .V' For an ion implanted
layer
v = [q i . v .
v 1 2 e e I bi
The values for V are difficult to calculate for an ion implanted profile
and the exact value of the built in voltage V depends on the profile
bi
shape, usually a value of 0.8V is taken.
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Higgins et al of Rockwell Labs reported the development of Se implanted
12 -2FETs in 1976, implanting into Cr-GaAs a dose of 2 x 10 ions cm at an
energy of 400 keV. The transistors had a saturation current of 90 mA for
a width of 500 microns and a pinch off voltage of 4V. This technology
46was improved over the next two years and ion implanted FETs were found
to be superior to epi-FETs, giving noise figures as low as 1 dB with
12 dB of associated gain. The key to good ion implanted devices lay
in substrate qualification resulting in high electrical activation and
a profile close to LSS. Good uniformity and reproducibility were
demonstrated by selecting ten random samples from each of five wafers
showing an average pinch off voltage of 2.75V + 0.31V for standard Se
12 -2implantation conditions of energy 300 KeV and a dose of 3 x 10 cm
The development of ion implantation technology and its use in making
FETs led to the development of GaAs integrated circuits for both analogue
47and digital applications. Digital circuits (of prime interest for this 
work) require'fast operation together with the lowest possible power
consumption. The performance which could be expected from such circuits 
was presented at the first 
results are shown in fig 5
48GaAs Integrated Circuit Symposium and these
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Improvement is gained by having the shortest propagation delay with 
'the lowest power consumption. This can be achieved by three means, 
firstly by taking advantage of the superior physical properties of GaAs 
over silicon, secondly by design of the FETs used in the digital circuits 
and thirdly by the integrated circuit design itself. The application 
of the FETs described so far in this section are for low signal, low 
noise and are usually employed in amplifiers and analogue circuits 
for signal amplification. In a digital integrated circuit 
the FET is primarily used as a switch and its design is therefore somewhat 
different. The aim is to have a low pinch off voltage near to one volt 
with a high saturation current and transconductance together with low 
capacitance. This design is achieved by custom tailoring the implanted 
carrier concentration profiles to give the required active layer and 
the width of the device is reduced to between 10 and 50 microns rather than the 
300 to 500 microns which is used for the low noise FET. The need for 
the implantation to be reproducible from run to run and wafer to wafer 
is essential for digital integrated circuits as no tailoring 
of device parameters by etching is possible.
21
/ 49A novel approach to circuit design was proposed by; Livingstone using
A
capacitors to couple the circuit elements. The GaAs IC technology employed 
by Rockwell was known as "planar GaAs D MESFET normally on" shown in 
fig 5. The *D’ stands for depletion and the phrase ’normally-on1 refers 
to the fact that negative voltages need to be applied to the gate to switch 
off the device; rather than the more normal situation in silicon technology 
where positive voltages are applied to the gate to switch on a transistor.
The need for both positive and negative voltages on a GaAs IC led to the 
need to ’level-shift' the pulses. In the Rockwell technology this was 
achieved by a series of forward biassed diodes. As a relatively large 
current flows this represents a potentially large parasitic loss.
It was hoped the application of capacitor coupled logic would 
eliminate this problem. The capacitors require less space on the circuit 
and consume little power.
The development of GaAs integrated circuits by direct implantation into
Cr-GaAs substrates necessitated the use of a large number of high quality 
substrates which did not show thermal conversion, but these were not 
available. Many empirical tests were devised to assess substrate quality 
and carried out routinely. These included the measurement of surface
resistivity before and after an anneal without the wafer having been
implanted. The wafer was then implanted with Kr to simulate the damage 
of Se implantation without electrical activity, where retention of high 
resistivity must still be observed. In the discussion of results of the 
work of this thesis the interaction of these factors will be further 
considered.
2.8 The Aims and Objectives of This Work.
At the commencement of the work of this thesis the literature survey confirmed 
that there existed complex and interwoven interactions between the GaAs 
substrate and the encapsulant when heated to high temperatures. These 
effects have been identified as possible out diffusion of Ga or As 
together with the redistribution of residual impurities in the substrate.
The introduction of implanted impurities increases these effects due to 
both the implantation damage and the chemical effects of the implanted 
species. Some interactions are complex, for example Ge and Si are 
amphoteric and may occupy either a Ga or As site. The final objective of 
this work was to achieve an ability to predict the dose and
22
energy of Se ions required for device fabrication. To achieve this goal 
the work was divided into sections: studies related to the interaction 
between the encapsulant and GaAs; the characterization of the effects 
of SI substrates on ion implantation results; the identification of 
substrates which would give reproducible results and finally characterization 
of Se implantation. The final results of these studies should make it 
possible to predict the electrical activation, mobility and carrier 
concentration profile which will result for particular implantation 
conditions and the relationship between these parameters and the FET dc 
characteristics.
23
Chapter 3 Experimental Techniques
3.1 Introduction
The experimental work of this thesis is divided into two major sections. The
first section concerns the growth and characterisation of Si_N, and
3 4
its use as an encapsulant for GaAs. The second relates to the ion implantation 
studies. The time devoted to each subject by the author was approximately 
equal.
The experimental work on Si^N^ by the author included the design and
construction of a suitable deposition apparatus followed by characterisation
of the deposition parameters for films deposited over a wide range of
conditions. To assess the quality of the films a number of physical
techniques were used. The chemical composition of Si N films deposited
3 4
on vitreous carbon or silicon was analysed by Rutherford Back Scattering. 
However for GaAs the signal from the substrates interferred with the 
spectra of Si^N^, therefore for analysis of films deposited on GaAs 
substrates Auger Profiling was used. This technique was used to detect 
very small amounts of oxygen contamination as well as determining the 
film chemical composition and the quality of the dielectric film semi­
conductor interface. To further assess the effects of Si^N^ encapsulation 
and heat treatment on the electrical properties of GaAs, we'1 characterised 
n on n+ vapour phase epitaxial material was used, (thus avoiding completely 
the extra factors introduced by ion implantation such as crystal damage, 
dopants and impurities). The changes in electrical properties of the 
epi-GaAs were measured using C-V carrier concentration profiling of the 
doping level in the layer before and after annealing. In association, the 
emission spectra of the epitaxial GaAs was also studied using 
cathodoluminescence, again taking spectra before and after heat treatment.
Of the physical techniques used in this characterisation, Auger profiling 
was provided as a service by the Surface Analysis Group at BTRL. The 
apparatus for carrier concentration profiling and cathodoluminescence was 
developed by the same group but in these cases the author used the apparatus 
to study the samples discussed in this work and interpreted the results. The 
Rutherford Back Scattering Analysis equipment was developed by the 
Ion Implantation Group at the University of Surrey. Again the author studied 
samples in this apparatus interpreting his own results.
24
The studies in this thesis relating to Se implantation into semi-insulating
GaAs had a number of aspects. These were studies of SI GaAs together with
material preparation; the optimum conditions for implantation, encapsulation
and annealing; and finally electrical assessment of the implanted samples
together with interpretation of results. The preparation of samples
for implantation using standard cleaning procedures is briefly described.
Although these are widely known, not all establishments use cleaning
techniques prior to implantation and encapsulation, therefore the author
feels these to be worthwhile recording. He has validated their effectiveness
using ellipsometry to determine the surface quality of GaAs after each
cleaning step on test samples. Included in this section is the preparation
of Van der Pauw patterns for electrical assessment of implanted samples,
where the author has used standard photolithography procedures to produce
patterns with excellent symmetry. The 500 keV accelerator developed by the
ion implantation Group at the University of Surrey was used for Se
implantation. A brief description of this equipment is presented followed
by the particular precautions taken by the author in implanting very low
12 ”2doses, (less than 3 x 10 cm .). Doses as low as these have not been routinel 
carried out on the University of Surrey accelerator, and particular care and 
J X j precautions were needed in using the apparatus at the low current level which 
was necessary to achieve reproducible results. The encapsulation and 
annealing of implanted samples closely follows the method developed by 
the author on epitaxial GaAs samples, however, following work by Sealy 
and Surridge in-situ annealing was also assessed for possible application 
to integrated circuit production. This transient annealing technique is 
an attractive alternative to furnace annealing, whereby the sample 
is annealed at high temperature for a short time immediately following 
encapsulation. The real key in the development of ion implantation technology 
lies in the electrical assessment of implanted samples and the interpretation 
of the results. Here the author was fortunate in having available a 
unique Hall Profiling Apparatus developed by T Ambridge and C J Allen 
at BTRL. This apparatus was used by the author for Hall profiling all 
of the implanted samples. The particular features of this apparatus 
are described later but briefly it enables measurements of both local 
carrier concentration together with local Hall mobility to be measured wtih 
extreme sensitivity throughout an implant profile with a depth resolution 
of 0.003 microns. The availability of this apparatus allowed the author to
undertake the study of very low dose implantation of doses below
1 2 - 2  11 -2 
5 x 10 cm and down to 8 x 10 ion cm • It is virtually impossible
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to profile these low dose samples using conventional sheet Hall 
measurements with chemical etch steps because of the experimental 
difficulties involved.
3.2 The Growth of CVD Si„N,
3 4
3.2.1 The Deposition Apparatus. Early in 1977 researchers
at BTRL rapidly assembled an apparatus to assess the feasibility
and potential of rapidly depositing CVD Si^N^ from a mixture of silane
and ammonia in the manner described by Donnelly. The apparatus
was of similar design with a carbon strip heater housed in a small
glass bell jar reaction chamber through which the active gases
in a nitrogen carrier gas were passed. The GaAs sample
was placed on the strip which was rapidly heated to 700°C by electric
current supplied from a 60 amp transformer, resulting in amorphous
Si^N^ being deposited on the samples. The author inherited this
apparatus and after a number of experimental difficulties were
overcome it was possible to deposit high quality nitride films, however,
it was necessary to be able to coat 3 cm diameter wafers in order to
develop GaAs integrated circuits. Therefore a larger semi-automatic
equiopment was designed and built by the author incorporating many
improvements in design to overcome problems of the initial apparatus.
The description of this apparatus and its operation follows.
In the construction of the new "Semi-Automatic Prototype Deposition 
Apparatus" (SAPA) all stainless steel pipe and Swagelok fittings were 
used together with a stainless steel reaction chamber with high vacuum 
lead throughs and quartz viewing windows. Control of the system, 
with potential for automation, was achieved by use of electrically 
controlled Nupro pneumatically operated bellows valves. The 
apparatus is shown schematically in fig 6 .
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The operation of this equipment can be divided into three subsystems; 
the vacuum system, the active gas system, and the electrical system 
for control and sample heating.
The vacuum system consisted of two sorption pumps in tandem for initial
-3evacuation to 5 x 10 torr followed by a liquid nitrogen trapped 
diffusion pump system which achieved 5 x 10  ^ torr. Initial evacuation of 
the reaction chamber was essential to eliminate residual oxygen and water 
vapour in order to prevent film contamination during growth. The two 
systems were isolated from the reaction chamber by pneumatically operated 
bellows valves controlled electrically from the Gas and Vacuum Control 
Panel.
Electra grade ammonia and silane, the latter at 5% concentration in 
nitrogen were supplied by BOC. The gases enter the apparatus via 
pressure regulators on the Gas Flow Panel again controlled by pneumatically 
operated bellows valves from the gas and vacuum control panel. A bypass 
to the exhaust line was incorporated to allow pre-setting of the gas 
flows. The silicon nitride films were formed from reaction of silane and 
ammonia in nitrogen carrier gas
700°C
3 SiH4 + 4 NH3 Si3N 4 + 12 H 2
The electrical system of the apparatus has three functions. To exert 
control over the vacuum and gas flow systems via the gas and vacuum control 
panel. To supply power to the carbon strip and thereby heat the samples to 
a predetermined temperature. To provide temperature control of the samples 
by using a Land Continuous Pyrometer and Eurotherm controller.
Prior to the active gases entering the chamber the samples were held 
at 200°C to prevent initial deposition of silicon. The electric 
power to heat the strip to 700UC was supplied from a larger 200 Amp
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transformer via a preset 15A variac in the primary circuit. The 
Land Continuous Pyrometer sensed the sample temperature, and in 
conjunction with a Eurotherm temprature controller designed for 
an inductive load, exerted control over the current in the primary 
circuit of the 200A transformer when the set temperature was reached.
The standard film deposition procedure consisted of a sequence 
of steps commencing with evacuation of the chamber followed by 
the introduction of the active gases. The carbon strip was then 
heated rapidly to the deposition temperature by passing an electric 
current through it supplied from the 200A transformer. The detailed 
steps of this sequence are given in the appendix 1. The apparatus 
has subsequently been automated at the authors request by 
islectro Gas Systems using simple relay logic and timers and the 
deposition of Si^N^ is now completely automated.
3.2.2 Characterization of Film Growth Conditions
In the literature survey there were described the several inter-related
parameters which affected the quality and composition of the films, such as
gas composition and growth temperature. These were characterized by
depositing films on silicon wafers under various conditions of
gas flow and temperature and in this initial characterization
the author used simple physical measurements to establish the
film parameters. The Si^N^ film thickness and refractive index
were measured by ellipsometry, which is a non destructive technique
and gave unique values of both film thickness and refractive
index. These measurements are achieved for dielectric films
deposited on absorbing substrates by evaluating the change in state
of a beam of polarised light reflected from a sample using a standard
apparatus. A monochromatic polarised beam is incident on the
dielectric film/substrate combination and after reflection from
the sample the ratio of the parallel and perpendicular components
of the incident beam and the phase difference between them are changed
in a manner dependent on the optical constants of the substrate
(known), the angle of incidence (known) and the film thickness
and refractive index (which may be calculated). In practice a
library computer programme is used in conjunction with the
ellipsometer to analyse measurements and the two combine
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to give an accurate and extensive film analysis capability. For 
instance, the computer programme was used by the author to generate 
tables enabling a nomogram to be drawn for dielectric films on 
GaAs rangeing in thickness from 0 to 1500& and refractive index 
from 1 .A to 2 .2 .
The etch rate of the films in 40% HF was also measured by the author. 
Although, of course, a destructive technique it provides a rapid 
indication of film quality by comparison with previously published 
data. In general, provided the film composition is stoichiometric, 
a slower etch rate indicates superior film quality.
3.3 Physical Techniques Used To Assess Silicon Nitride Encapsulation 
The advanced physical techniques and apparatus used by the author are presented 
in this section. As he made no contribution to the development of the 
apparatus only the physical basis of the techniques is described. This section 
also includes a brief description of Auger profiling. Although this was 
provided as a service for the author the results were particularly 
relevant to establishing high quality Si^N^ encapsulation.
3.3.1 Rutherford Back Scattering (RBS).
RBS was used to assess the chemical composition and stoichiometry
of Si^JN^ films deposited on both vitreous carbon and silicon substrates.
The basis of this analytical technique is shown diagrammatically in
fig 7. A monoenergetic beam of helium ions are incident on a thin target.
Most of the ions penetrate the target, however a small percentage
are back scattered and the analysis of the energy of the back scattered
ions results in information of both the composition and thickness
of the target.
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?ig.7 The Rutherford Back Scattering Technique
he incident beam energy is Eq> and the back scattered energy of the 
mall number of ions which have experienced elastic collisions with 
:arget atoms is E^. The energy of the back scattered ions depends 
•n the atomic mass of the incident helium ion (m), the atomic mass 
>f the target (M) and the geometry defined by the scattering angle 
*f the laboratory system (0 ), according to the following equations.
E1 - Ki Eo 2   10
2 2 2 ^
rm cos 0 + (M - m sin 0 )^ . n,here K i = I - - - - s m - -  J . .  1
md is known as the kinematic recoil factor.
he back scattered ions are collected in a detector mounted at 
ingle 6 , their number and energy analysed by a multi channel analyser 
md the results displayed as a graph of number of back scattered ions 
:ollected (Yield) versus their backscattered energy. The back 
scattered yield of the elements depends on their atomic mass.
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Lighter elements give a low yield compared with the heavier 
elements. The results however can bejnormalizedjby a parameter 
known as the Rutherford cross section which is given by
a = 1 .3 x 10
-27 z, zn
2
1 2 m + M
E M
_  —
2 „ -1 
cm Sr
s m
4 0
12
where Z^ is the atomic no of the incident ion and Z2 the atomic 
no of the target element.
The area under each peak (A) is directly proportional to the number 
of atoms present in the target and to the Rutherford differential 
scattering cross section (cr) and is given by
A =* N n
s
13
Where N is the total number of helium ions incident on the target,
Q, the solid angle formed by the detector, n the number of atoms
2 s in the target per cm .
Referring again to fig 7, as the incident beam penetrates a thin
target the energy is decreased to a lower value E T and scattered
o
ions from the back surface also loose energy on the outward path 
arriving at the detector with a decreased energy E^.
E 1 = E " a 4^   14
0 o (in)
dE
where fa* is the film thickness and the loss of energy
x(in)
of the incident beam. The back scattered ions from this surface
»
arrive at the detector with energy E,
1 given by
_, / a dE K
1 K 1 E o COS e <*x(out)
The difference between E^ and E| gives the energy width AE for 
the thin target
AE = El - E' = a rK dE + _ i _ d E  1
dx(in) cos Q o u t J . . .
Which is usually written
AE = a[s]   17
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where [s] is the backscattering energy loss parameter. It is this 
relationship between the energy loss of the beam as it penetrates 
the film and the width of the energy peak on the spectra which 
enables RBS spectra to be calibrated with both an energy scale 
and a sample thickness scale. The energy loss parameter may be 
calculated from first principles using the data of Ziegler and Chu,”^  
but for compound films, it is necessary to use Braggs Law which 
defines the stopping for a compound to be additive with 
respect to the amount of the various elements present in the sample. 
However, it is not clear that Braggs Law is closely obeyed particularly 
where light elements are concerned. Therefore a better method is 
to determine [s] experimentally. This is done by measuring the 
film thickness by ellipsometry, then knowing ta t in equation 17,
[s] may be calculated directed using Ae measured directly from 
the RBS spectra and the energy scale of the RBS spectra may be 
calibrated as a depth scale.
RBS is an excellent technique for analysis of compound targets
such as Si0N in the form of thin films, provided care and thought 
j 4
is taken in choosing the conditions of the experiment. The 
choice of substrate is an important factor in RBS analysis as a 
signal from the substrate is included on the spectra. Generally, if 
possible, the atomic number of the substrate should be less 
than the target film under investigation to prevent the signal 
from the substrate masking the film data. Vitreous carbon is 
suitable in this respect for Si^N^. The use of silicon substrates, 
however, is also of interest as this provides a method of determining 
the composition and possibly density of the Si^N^ by comparing 
the yield of Si from the Si^N^ film to that of the silicon substrate. 
There is a further consideration, however, silicon substrates are 
normally provided as single crystal material and the orientation 
dependence of RBS yield must be considered. When the silicon 
single crystal is oriented in a low index direction with respect 
to the analysing beam the incoming beam "sees" fewer lattice 
atoms since these atoms are aligned and the bulk of the 
crystal is shadowed by the surface atoms. In the case of comparing
33
the yield of Si from Si-N, with that from the silicon substrate
3 4
it is important to ensure that the substrate alignment is randomized
with respect to the analyzing beam by slight mis-orientation from
a low index direction. This maximises the number of Si substrate
atoms in the path of the incoming beam. When using the technique
to analyse the Si_N, film composition on a silicon substrate, however, the 
3 4
yield from the substrate may be minimised by delierately aligning 
the sample at a low index orientation. This is known as channelling 
and results in a RBS spectrum usually termed an aligned RBS spectrum.
The position expected for the silicon and nitrogen peaks on the 
energy scale may be calculated as a simple cross check of film 
components using equations 10 and 11. The stoichiometry may be 
calculated either by integrating the counts in the peak area (A) 
or by measuring the peak height (H) and energy width ( E).' The 
relevant equations are
relevant tables of kinematic recoil factors, Rutherford cross sections 
and stopping parameters facilitating analysis.
3.3.2 Carrier Concentration Profiling By Capacitance-Voltage Measurement 
The aim and objective of encapsulating GaAs is to enable the material 
to be heat treated at high temperatures without suffering degradation.
study n on n epitaxial GaAs was encapsulated and heat treated 
at temperatures between 700°C and 975°C. By using epitaxial GaAs 
problems associated with ion implantation damage and the quality 
of semi-insulating GaAs were completely eliminated from the experiment. 
The retention of the original good electrical properties of the 
epi-GaAs after heat treatment were the investigative aim of this 
experiment. These were assessed by measuring the carrier
18
or
19
The Ion Beam Handbook"^ was an essential reference which contained
To establish the quality of the Si-N, encapsulation used in this
3^4
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concentration profile by capacitance voltage measurement 
using a reversed bias Schottky barrier before and after the various 
heat treatments. The characteristics of ideal Schottky barriers 
are well established in terms of barrier height and the equivalent 
capacitance of the space charge region and from this theory the 
space charge and associated depletion layer capacitance are related 
to the barrier height,by
d.
20
where
v * . - 1 ^ 1
here is the net ionised impurity concentration, A the area of
the barrier, V the diffusion potential, E and E_ the energy of 
D (j F
the conduction band and Fermi level respectively, Q the space charge, 
the reverse bias voltage, q the electronic charge and £ and
the permittivity of the semiconductor and free space respectively. 
It is possible to calculate the free electron concentration as 
a function of depth N(x), by taking measurements of capacitance 
over a range of reverse bias voltages. A more convenient equation 
can be derived for the free carrier concentration at the edge of 
the depletion layer
r3 sr'1
N(x) = “ 2 dV   22
q e eo A
The depth of the measurement .x, ie the depletion edge is calculated 
from
C = 0   23
where is the depletion width.
.There is, however, a limitation to the thickness of a semiconductor
which can be measured in this way. The limitation is defined by
the magnitude of the electric field which can be sustained by the
semiconductor prior to avalanche breakdown. For example for GaAs
17 -3with a doping level of 10 Cm avalanche breakdown occurs at 15v 
for a depletion width of 0.3 microns (these parameters are a function 
of doping level). For samples thicker than the depletion width
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(nearly all samples) sequential step etching and repeated measurements 
have to be made.
Apparatus to make these measurements can be purchased commercially.
They normally include facilities to measure capacitance and voltage 
with an in-built analogue computer to calculate the doping profile.
However an equipment which circumvents the problem of sequential 
etch steps has been developed by T Ambridge et al at BTRL and is 
known as the Post Office Profile Plotter (POPP).
The apparatus is completely automated and uses electro-chemical methods for
52both measurement and sample etching. The physics of a reverse
bias liquid Schottky barrier are very similar to the conventional
metal barriers previously described and identical equations
may be used to calculate the doping profile. Between measurements
the semiconductor may be step etched using normal anodic stripping
and the amount removed is calaculated using Faradays laws. Equipment
based on these electrochemical methods is available from 
53Polaron Equipment Ltd made under licence from BTRL. The resulting
improvements over and above the conventional equipment due to
the use of electrochemical techniques are a continuous plot with no
step etching required, and therefore no limit to the thickness
of the layer which may be profiled. Unlike conventional metal
contacts a reproducible, electrically clean interface is achieved
with no requirement for metal evaporation. For greater accuracy
and depth resolution, particularly for carrier levels less than 
17 -3
10 cm a modulation technique is employed. A small modulation 
of the applied potential produces a corresponding modulation of 
the depletion width and hence of the measured capacitance.
The carrier concentration at the interface between the depletion 
layer and the underlying 1 field-free* region may be expressed
2 e e 6
N = -----— ---——    24
(x) <5 6CW 2)
v D
The depth measurement (x) below the original semiconductor surface 
corresponding to the measured value of carrier concentration is 
given by the depletion layer width added to the thickness of
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material W^ removed by dissolution. The former is derived from 
the measured value of capacitance according to equation 29 while 
the latter is obtained from the time integral of dissolution current 
using Faraday1s Laws.
Where M is the molecular weight of the semiconductor, N the number 
of charge carriers transferred per molecule of material dissolved, 
F is the Faraday, d the density, I the current and t the time, 
therefore
3.3.3 Cathodoluminesence.
Luminesence studies provide a tool to investigate the presence of 
impurities and the formation of certain crystal point defects in 
GaAs. The technique is of particular use for GaAs and other III-V 
compounds for which the probability of radiative recombination is 
intrinsically high. The principle underlying the technique can be 
illustrated with reference to fig 8 which represents the energy 
gap between the conduction and valence bands of an intrinsic 
semiconductor. Electrons are excited across the band gap by 
bombarding with energetic electrons ^cathodo excitation).
Eventually the electrons recombine across the band gap and for 
material having a high radiative recombination probability a photon
localised defect levels are present in the energy gap the recombination 
may proceed via these levels and the energy of the emitted photon will 
be less than the band gap energy. In general every impurity 
introduced into the material will produce different localised energy 
states within the gap. When a spectrum of the emitted luminescence is 
analysed, it is often possible to assign specific impurities or 
crystal defects to the emission peak detected. Luminesence peaks . 
are not sharp line spectra and will be broadened into bands in a way 
determined by the coupling of the specific impurity to the atomic 
lattice. The width of these bands act as a second line check on 
the assignment of the emission to a specific defect. The intensity 
of the luminesence emission depends on a number of factors;.
25
26
of energy (hv))equal to the band gap energy (E^) is emitted. If 
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tne intensity of the exciting electron beam; , the number of defects 
present in the volume of material excited and the temperature at 
which the experiment was carried out- In general radiative 
recombination becomes more probable at lower temperatures. There is 
a choice of excitation techniques but cathodoexcitation 
had the advantage that a variation in depth of material assessed 
was possible from 1-5 microns by variation of the electron accelerating 
potential over the range 10-50 kV. In GaAs electrons impart a 
maximum knock on energy of ^-2 eV, well below the threshold for 
damage.
Conduction band
e “
i i
Valence band
Pig, 8 The Principles of Cathodoluminesence.
38
The design and construction of the cathodoluminesence apparatus 
at BTRL was by D Newman. The design of the luminesence detecting and 
analysing equipment was optimised for collection of the maximum 
amount of luminesence from the sample under study. A schematic 
diagram of the apparatus is shown in fig 9. For analysis samples 
were mounted on the cold finger of the equipment and the sample 
chamber evacuated to 1 x 10 ^ torr. The filament current in the 
triode electron gun was set to 3.8A, the accelerating voltage 
to 15 keV and the grid bias in the gun adjusted to give a beam 
current typically 0.3^A. After the cryostat had been filled with 
liquid nitrogen initial focussing and positioning 
was achieved by moving the sample with the stepping motors until 
the beam impinged upon the phosphor dot. Adjustment of the sample 
position and focussing coils gave a fine focussed beam. The sample 
was moved until this beam struck the GaAs sample and fine tuning 
achieved by setting the monochromator at 820 nm (the band gap signal 
for GaAs) and maximising the signal. This technique was included 
in the assessment of the effects of high temperature annealing 
on encapsulated GaAs and was carried out as n on n+ epitaxial GaAs 
samples only.
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3.3.4 Auger Profiling.
Auger profiling analysis was used to study Si^N^ films deposited 
on GaAs substrates, and provided chemical analysis of the dielectric 
film composition and of the quality of the film/semiconductor
interface together with detection of trace amounts of impurities.
Auger electron spectroscopy (AES) is achieved by energy analysis 
of electrons ejected from a sample under the influence of an incident 
electron beam. The incident beam energy is typically 5 keV while 
the energy of the Auger electrons lies in the range 10-500 eV and 
these have a shallow escape depth of only 3-6 monolayers. Therefore 
only the surface layers of the sample are analysed and to achieve 
a full profile the technique is used in conjunction with ion beam 
sputtering through the layers. The processes involved in AES are 
shown in fig 10. The incident excitation electron beam can ionize 
one of the electron levels such as the K level. The system then 
begins to return to equilibrium with an electron from a level such 
as the M level dropping to fill the vacant K shell. When this 
occurs one of two phenomena can take place. First, the system 
could give rise to the emission of an X-ray photon (essentially 
the process used in electron microprobe analysers). The alternative 
route is the transfer of energy through the Auger radiationless 
process to an electron such as the one occupying the N level which 
can then have enough energy to be ejected from the solid. The 
process in the fig 10 represents the KMN transition described.
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Pig.10. The Principles of 
Auger Analysis.
Auger signals are very weak, being a small perturbation on an otherwise 
smooth curve of electron yield versus energy. The normal approach 
is to take the derivative of this curve, the background is then
relatively flat and the Auger signals stand out clearly as peaks. The
data is made quantitative by comparing the peak to peak height with
that of a known standard.
3.4 Se Ion Implantation into Semi Insulating GaAs
3.4.1 The 500 keV Accelerator
The University of Surrey 500 keV accelerator was used exclusively 
for this work. The equipment has a Nielsen source and the beam is 
analysed by an electromagnetic analyser after acceleration. The 
resolution of the system enables the isotopes of selenium to be 
unambiguously identified with the correct relative abundances.
For the experiments Se _ with a natural abundance of 23 percent
2was used. To obtain uniform implants over an area of up to 9 cm 
the beam may be scanned in a random raster patter by electrostatic 
plates using 5 kV units operating at two slightly different 
frequencies near to 5 kHz.
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Initially the beam is centralized with the aid of an oscilloscope 
which can be switched to display the instantaneous positioning 
of the beam for both X and Y directions. Finally the scanning 
raster is examined to ensure that no regular or standing 
pattern is observed. The instantaneous beam current falling onto 
the sample is measured on the University of Surrey designed integrator 
and for full scale deflection on any range 1 0 0 counts/sec are generated. 
These pulses pass through an automatic counter which in turn controls 
the automatic closing of the gate valve when the preset number 
of counts has been reached. . To ensure good dosimetry the sample 
holder design incorporated a secondary electron suppression plate 
maintained at 300V mounted between the aperture plate, which defined 
the implanted area, and the samples.
3.4.2 Low Dose Implantation
The following precautions were taken by the author in his own work
to ensure good dosimetry and control during implantation of the
12 -2
low dose samples of this work. For doses less than 5 x 10 cm 
a low beam current of 0.05 y A was used which was the lowest stable 
current which could be achieved. The machine is normally 
operated in the range 0.5 to 5 yA beam current. "Electrical noise" 
in the measurement electronics could be severe at low currents 
and often resulted in a high background count which amounted to 1 0% 
of the total dose, it was found, however, that switching off the 
heater (for hot implants) and using a screened flying lead, to the 
integrator the background count rate was reduced to only 5/min on the 
1 yA range which could be allowed for when setting the counter. For 
low doses the 1 yA ranve of the integrator was used and with a beam 
current of 0.05yA results in a count rate of 5 counts/sec.
2For implanting a 3 cm diameter wafer an aperture of 9.4 cm was
1 2 - 2used, therefore for a dose of 3 x 10 Cm the number of equivalent 
micro coulombs was calculated as 4.52 y coulombs, equivalent to 
452 counts which under the conditions given takes 90 seconds.
The dosimetry control was therefore accurate to within 2% assuming 
total suppression of secondary electrons.
3.4.3 Masked Implants. The implantation of discrete areas using simple 
masks is a particular advantage of the technique which cannot be 
achieved by epitaxial growth.
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The masks may be formed on the wafers using photoresist 
or polyimide or out of wafer contact metal masks (between the aperture 
plate and wafer) may be used. The author devised methods for using 
these three masking mediums and successfully demonstrated their use 
for discrete implantation.
To form photo resist masks a 2 micron layer of photo resist, AZ1350J was 
spun onto the wafers. After baking at 80°C for
1 0 min the appropriate mask was selected and the circuit or device 
pattern generated photolithographically. Post development baking 
was not possible as this caused the resist to flow and it was important 
to maintain fine line geometry of 1 micron, therefore photoresist 
may only be used for implantation at ambient temperature.
This restriction was not present in the used of polyimide masks. 
Polyimide is a recently developed polymer and is being used in 
the development of integrated circuits by BTRL and others. The 
material was spun onto the wafer in the same manner as photoresist 
and was then baked at the higher temperature of 300°C.
A layer of photo resist was then spun on top and patterned in 
the normal way. The pattern was then generated in the polyimide 
layer by etching in an oxygen plasma, a process giving sharp 
sided features. This masking material may be used for implants 
carried out at substrate temperatures up to 250°C without 
loss of pattern definition. Both of these masking media were 
used for implantation of integrated circuit patterns using whole 
wafers of GaAs and the process is referred to as discrete implantation.
When fine one micron geometry and positional control to one micron 
is not involved, out of contact metal masks may be used. Such an 
example is in the case of implanting Van der Pauw patterns directly 
into semi insulating GaAs. The author designed a unique set of 
masks for this application which were fabricated from 0.004" thick 
stainless steel by Photo Fabrication (Services) Ltd. The masks were 
designed to fit into the standard sample holder used at the 
University of Surrey and incorporated the facility for implanting 
separate contact areas to the Van der Pauw "Clover-leaf" pattern 
to ensure adequately doped contacts for the study of very low doses.
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The use of these masks had the following advantages: the samples 
were planar and eliminated the need for photolithography and etching: 
the samples sealed better onto the nipple of the electrochemical cell 
for Hall profiling: the separate contact implants allowed very low 
doses to he studied. Photographs of the masks are shown in appendix 2 
together with examples of discrete implantation using the various 
masking mediums described.
3.4.4 Preparation of Samples
3.4.4.1 Introduction
Throughout this work it was necessary for the author to prepare 
a large number of samples. Some of the techniques used were 
developed by the author while most are modifications to standard 
accepted technologies of photolithography and contact evaporation.
The modified standard technologies are presented briefly for completeness
while chemical polishing and sample cleaning are presented more
fully as their use is important in developing reproducible technology.
The preparation of samples has included the following.
3.4.4.2 Cleaving to Size.
The GaAs semi insulating substrates were normally received from 
the suppliers as polished wafers (1 0 0 ) orientation, 2 " diameter.
The dimensions of samples to be implanted needed to be controlled 
to close limits for mounting into the holders. This was achieved 
using a Precima Scribing Machine which had an accuracy of + 0.01 mm 
and samples were scribed and cleaved to either 5 x 6 mm or 10 x 12 mm.
In later stages of the work complete 3 cm diameter wafers were implanted.
3.4.4.3 Chemical Polishing & Cleaning.
Samples were prepared for implantation by both cleaning and chemical 
polishing using ARISTAR grade chemicals in the following manner
i. Immerse in warm trichloroethylene 3 min
ii. Immerse in warm methanol 3 min.
iii. Wash in Millipore Water 5 min.
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iv. immerse in warm ethanol and blow dry 
v. Chemically polish in a solution 3 parts ^ ^ 4   ^ Part
H^O 1 part at ^or ^
vi. Wash in millipore water 10 min.
Prior to nitride film deposition and at stages when it was important 
that no GaAs be removed (for example after implantation or for 
epitaxial GaAs) a standard solvent and acid clean was used known 
as the type A clean
Steps (i)-(iii) as above
(iv) immerse in cone 3 mins
(v) Millipore water wash 3 mins
(vi) Immerse in cone HC1 3 mins
(vii) Millipore water wash 10 mins
The above processes were designed with specific intentions. Prior 
to implantation it was important to remove residual polishing damage 
which may extend to a depth of 3 microns, far in excess of normal
implantation ranges. The type A clean was designed to leave the
samples as clean as possible without material removal and has been 
assessed by ellipsometry to be the optimum cleaning process possible 
in normal laboratory conditions.
3.4.4.4 The Preparation of Van der Pauw Clover Leaf Patterns.
For electrical assessment (see Section 3.4.6) the author prepared 
a standard Van der Pauw clover leaf pattern from the implanted 
and annealed samples using standard photolithography and etching 
techniques. Au/Ge-Ni ohmic contacts were evaporated onto the 
corners of the samples and the contacts were spike annealed at 460°C 
for 1 second to form good ohmic contacts.
3.4.5 Annealing of Ion Implanted GaAs.
Following implantation and prior to annealing ion implanted samples 
were prepared for encapsulation using the type A cleaning process 
previously described. They were encapsulated using the methods 
and techniques developed in the first part of this study for 
deposition of rapidly deposited CVD Si^N^.
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For furnace annealing a standard apparatus was built by the author which 
consisted of a Stanton Redcroft low mass furnace mounted 
on rails. The design allowed the furnace to be wheeled over 
the tube containing the samples and therefore the samples could 
be rapidly heated to temperature and cooled. The time taken for 
the samples to reach temperature was approximately five minutes and 
cool down time fifteen minutes. A Eurotherm temperature 
controller maintained the furnace at the set temperature using a 
thermocouple located in the furnace as the sensor of temperature.
The furnace tube was Spectrosil quartz with an end seal design 
enabling dry nitrogen to be passed through it. A further thermocouple 
located in the furnace tube just above the samples was connected 
to a chart recorder and gave real-time indication of the anneal 
temperature cycle.
For the majority of this study furnace annealing was used, however,
Sealy and.Surridge^ had investigated transient annealing which they
termed pulse thermal annealing. In this technique the samples
are placed on a carbon strip in the nitride apparatus and rapidly
heated to 900°C for 30 seconds. Following their initial ideas
the author has used and investigated this technique for application
for low doses of Se ions (the lowest dose Sealy and Surridge report 
12 —2is 5 x 10 cm ). The potential use for this technique in the development 
programme of integrated circuits has also been investigated (called 
here in-situ annealing). For in-situ annealing immediately following 
encapsulation the samples were placed, face up, on the carbon strip 
of the nitride apparatus previously described. Rather than passing 
silane and ammonia through the chamber, however, nitrogen alone 
was allowed to flow. The controller was set to give a temperature 
of 925°C using the Land Pyrometer for temperature monitoring and 
control. The samples were then held at this temperature for 2 
min. in-situ, in the apparatus.
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In a separate collaborative study with Shah and Ahmed the author 
has extended the investigation of transient annealing techniques.
Shah and Ahmed have developed a scanning electron beam annealing 
apparatus and the author provided samples and carried out the electrical 
assessment as well as defining the best path to follow to achieve 
meaningful results for GaAs. This work has been published as a 
joint paper and is included in appendix 3.
3.4.6 Electrical Assessment of Ion Implanted Samples.
3.4.6.1 Introduction
The electrical assessment of ion implanted samples was the keystone
to the development of low dose ion implantation. For the range
of low doses and energies used in this study there is no other
analytical technique other than electrical measurements able to
give both qualitative and quantitative results. The detection
limits, resolution and sensitivity of techniques such as RBS.
Auger analysis and SIMS are inadequate for low doses of less than 
12 -2
5 x 10 cm . In this section the apparatus used for the 
electrical measurements is presented. While the author did not 
contribute to the development of the apparatus he has spent 
a considerable time of this study in interpretation of the 
results and conceiving a logical programme of experiments to 
characterize low dose Se ion implantation. The approach 
to electrical assessment of implanted samples has been standardised. 
Firstly sheet Hall measurements were made, followed by Hall profiling 
of selected samples. All of the Hall profiles of implanted 
samples presented in this thesis have been carried out on the 
Automatic Electrochemical Hall Profiling Apparatus (with one exception, 
those profiles of fig 20 which are C-V profiles). This is a unique 
apparatus developed by Ambridge and Allen and again is based on 
electrochemical techniques. Incorporated into the Hall apparatus 
is the Post Office Profile Plotter described in section 3.3.2 which 
together with additional equipment forms the Hall measurement and 
profiling apparatus. The operation of the whole apparatus is 
described in section 3.4.6.3.
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3.4.6.2 Sheet Hall Measurements.
The experimental technique almost universally employed for 
initial electrical assessment of implanted samples was first 
described by Van der Pauw who derived equations for sheet resistance 
and Hall effect from which sheet carrier concentration and sheet 
mobility may be calculated. Using the sample configuration shown 
in fig 11 the sheet resistance is given by
s ” In.2 I N y q s e
and the effective sheet mobility (Pe) given by.
p _ =
v
In 2 H
e if B V.K
Therefore
T B 1
H
28
29
where
VH q
=
V12
I34
VH
—
V13
XH
s= CM
H
The measurements are made at "constant current” therefore I_ = I„ = I
K  xi
and is the scattering factor taken to be equal to 1, f a  symmetry 
factor equal to 1 for sample of good symmetry, q is the electronic 
charge, B is the magnetic field in Tesla, and V & I the current and 
voltage respectively.
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FIG. 11
The Hall Sample Configuration.
These measurements were carried out routinely using a Research Instruments 
probe table in conjunction with a permanent magnet which could be driven 
over and away from the samples. Switching and computation were 
automatically carried out by a desk top computer. The measurements 
could also be made at liquid nitrogen temperature.
3.4.6.3 The Automatic Hall Profiling Apparatus 
Carrier mobility 4- in k semi-conductor material is 
a parameter of critical importance to the behaviour of microwave 
FETs and other such thin layer devices. It can be considered as 
being indicative of the "quality” of the material and of course 
the effectiveness of the post implant annealing and, as such, it 
has become customary to regard both mobility and carrier concentration 
as complementary to one another. Conventional methods for profiling 
are either Hall or resistivity measurements alternating with the 
removal of a known thickness of material or depleting through 
the material with a Schottky junction. Both methods require much 
time and dedicated effort to produce detailed results as well as 
having some fundamental resolution limitations.
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Tansley^ proposed an improvement on the depletion method 
whereby an AC modulation is superimposed on the Schottky contact 
under reverse bias which of course results in modulation of the 
resistive and Hall voltages, VR and VR respectively and these 
may be extracted with a lock in amplifier. However, due to 
avalanche break down, there are limitations in how deep one 
can deplete, especially with high doped materials. The apparatus 
developed at BTRL by Ambridge and Allen avoids this restriction 
through the use of an electrolytic-Schottky contact which was 
described in section 3.3.2. This allows the AC method of Tansley 
to be combined with accurately controlled electrochemical stripping 
between measurements.
A schematic of the apparatus is shown in fig 12. In this fig 
the Van der Pauw clover leaf can be clearly identified. The solid 
lines indicate the conventional dc measurements which are taken.
The short dashed lines indicate the additional modulation measurements 
at 12 Hz together with the calculator and interface unit which 
provides the automatic computation facilities together with control 
over the switching and measurement taken by the system, including 
the signals for driving the magnet over and away from the 
sample during ,Hall measurements. The long dashed lines show the 
inclusion into this apparatus of the Post Office Profile Plotter (POPP). 
In isolation the POPP is used for C-V profiling as discussed 
previously in section 3.3.2. Its inclusion into the Hall 
apparatus provides two functions. Firstly control of the 
electrochemical stripping steps between measurements including 
calculation of the amount removed using Faradays Laws. Secondly 
capacitance measurements are made to enable a depletion 
width correction to be included into the calculation of the depth 
of the measurement. The depth of the measurement is therefore 
the amount of material removed plus the depletion width correction 
calculated using equations 23, 25 and 26.
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The method of modulation measurement is made clearer by reference
to fig 13 below. This shows schematically the electro chemical
cell with a semi conductor sample mounted in position. For measurement
a small reverse bias is made to the electrolyte Schottky contact
which results in only about lv of band bending in total to the
sample but has the advantage that the measurement is moved away
from the surface by a small depth and hence away from such
problems as surface states. The modulation signal is then superimposed
on the reverse bias and as the depletion width is modulated
so is the thickness of the active layer. It is from this
fact that it is possible to extract very accurate results
for both the local carrier concentration and local mobility
at a well defined (and accurately calculated) depth - the depletion
edge, using the equations of Tansley.
Where Pm is the modulation mobility and N the modulation carrier
concentration. The resulting profile measurements were automatically 
plotted on an X Y chart recorder and also stored on cassettes of 
magnetic tape.
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Chapter 4 Experimental Results
4.1 Introduction.
The complexity of the interactions between the SI GaAs substrate, the
encapsulant and the implanted impurity dopants were made clear in the
literature survey. Therefore the author developed the experimental
study reported in this thesis with a clear deliberate division between
the establishment of a suitable GaAs encapsulation process and the
ion implantation studies. The aim of this approach was to avoid any
spurious effects in the implantation results due to the use of
poor or inadequate encapsulation. The author successfully achieved
his intention as the experimental results subsequently presented
in this chapter demonstrate. The distinction between the two aspects
of this study is maintained in the presentation of the experimental
results. In the first half of this chapter the results of the study
on encapsulation of epitaxial n on n+ GaAs are presented. This
material has been extremely well characterised by research workers in the
field and the high qualities of its physical properties are well established.
The results on encapsulation of GaAs are presented in
a sequence designed to build into a complete picture of the
overall encapsulant properties. The growth conditions of the films
were first investigated by depositing films on silicon substrates
over a wide range of gas flow conditions. A certain range of
deposition conditions were chosen to grow films and the composition
of these particular films determined by RBS. Films were then
deposited onto GaAs substrates. Unfortunately RBS was not a suitable
technique for assessment of these samples due to the high atomic
number of the GaAs substrate compared with Si„N, (this was discussed
3 4
in section 3.3.1, therefore these samples were analysed by Auger 
analysis and this technique gave information not directly available 
by other methods. Of prime importance however, is the retention of 
the electrical properties of the semi conductor and these were assessed 
using two techniques. The carrier concentration profile was measured 
using C-V analysis and the emission spectra of the epi-GaAs was determined 
using cathodoluminesence.
The quality of the encapsulation having been established the results 
of the work on Se ion implantation are presented. In the presentation 
of these experimental results a similar sequence has been followed to 
demonstrate the development of the implantation technology. The first
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experiments defined the annealing characteristics of both low and high doses 
of Se but the electrical activation achieved in the early results 
were very dependent on the annealing and demonstrated the poor 
quality and variability of GaAs semi-insulating substrates.
Therefore a definitive investigation of material quality followed and 
the best commercial source of the high quality substrates was identified.
From this work the author was able to devise ah experiment which defines, 
without doubt, the quality of the material, and this test is now 
used routinely for every batch of wafers purchased for the GaAs integrated 
circuit development work at BTRL.
The material quality having been established, the effects of substrate 
and anneal temperatures on electrical activation were investigated.
This established a set of experimental conditions which were used to 
investigate the electrical activation and carrier concentration profiles 
resulting for very low doses of Se ion implantation at energies of 200 
and 400 keV. The information gained was used to define experiments 
whereby whole wafers, 3 cm diameter, were implanted, some of which were 
processed into integrated circuits. This work finally resulted in 
the setting up of a custom ion implantation facility. By this the 
author means that h~ was able to predict accurately the activation and 
carrier concentration profile for low doses of Se ions and together 
with the use of a computer program developed at BTRL by N McIntyre and 
A Hamilton the device characteristics could also be predicted from 
the measured Hall profile prior to the wafer being processed.
At this point the author wishes to make clear the divisions of labour 
for this development. The author carried out implantation and annealing 
of samples for electrical assessment (by himself) and also samples to 
be passed on for processing into devices or integrated circuits. The 
device processing work was undertaken by N McIntyre, I Hall, J Bowie 
together with technical back up. The processing work developed in conjunction 
with the ion implantation technology, to become a sophisticated technology 
using no wet etching to tailor device characteristics, with approximately 
600 integrated circuit chips on a 3 cm diameter wafer. Therefore in 
the final development the device characterstics measured related directly 
to the electrical properties of the implanted and annealed layer.
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The co-development of these technologies resulted in much discussion
and interaction between those concerned, named above.
4.2 Assessment of the Si^N^ Encapsulation
4.2.1 Film Growth Conditions.
The films were deposited on silicon substrates in the
SAPA previously described in section 3.2.1 under a variety of
gas flow and temperature conditions. The refractive index and
thickness of the films was measured by ellipsometry, and the
etch rate of the films was determined in a standard HF
solution. (The etch rate gives a good indication of film quality, see
table 2 in the literature survey). The results of these
experiments are Shown in fig 14 (a-d). Fig 14(a) shows
the variation of film growth rate with temperature for a fixed
gas ratio. The film growth rate was very slow at 650°C, only 40&/sec
but it increased rapidly with temperature to 180 S/sec at 850°C.
Previous work presented in the literature survey has established
that the film quality would improve at higher growth temperatures
and this is reflected in these results by the refractive index
decreasing from 2.2 to 1.96 at the higher growth temperature.
Fig 14 (b) shows the control over the growth rate which could be 
achieved by altering the flow of nitrogen in the gas mixture.
For a fixed silane to ammonia ratio the growth rate could be controlled 
between 60 R/sec and 300 i/sec by the nitrogen flow alone, while 
the refractive index of the films was not greatly affected. The 
composition of the films, however, was dependent on the silane 
to ammonia gas ratio, reflected in a variation in refractive index 
from 2.13 to 1.93 as the gas ratio was altered from 10 to 100,
(shown in fig 14 (c)). The etch rate of the films in 40% HF decreased 
as the growth temperature was raised,indicating better quality films 
at higher growth temperature (shown in Fig 14 (d)). The curve 
has two distinct slopes with the point of change occurring at 700°C. 
Although the etch rate continued to decrease for growth temperatures 
up to 800°C, indicating improved film quality, the possibility of 
GaAs decomposition was increased. Therefore 700°C was considered 
the best compromise choice for deposition of films on GaAs giving 
a high quality Si^N^ film with a small risk of GaAs decomposition 
prior to film growth. The standard conditions chosen were a growth 
temperature of 700°C and gas ratio 1:41:298 SiH^jNH^:!^ which gave
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a growth rate of lOoX/sec, film refractive index 2.0 and an etch 
rate 444&/min and these conditions are indicated by arrows on 
fig 14 (a-d). A significant decrease in the etch rate of the film 
to 162&/min was observed after samples had been heat treated at 
925°C for 2 min in an in-situ anneal indicating densification of 
the film during heat treatment.
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4.2.2 Rutherford Back Scattering Analysis (RBS)
4.2.2.1 Si^N^ Films Deposited on Vitreous Carbon Substrates.
RBS gave an accurate analysis of the ratio of silicon to nitrogen 
present in the CVD Si^N^ for films deposited on vitreous carbon 
substrates. Selected RBS spectra are shown in fig 15 (a-c).
The energy scale of the spectra was calibrated on each occasion
by collecting a spectrum from the same standard sample of 20R
of Au sputtered onto vitreous carbon. Films grown
early in the study in the first apparatus are shown in fig
15 a and b (collected in 400 channels) while the spectra of
films deposited in the semi-automatic prototype (collected
in 200 channels) are shown in fig 115c. Encapsulating films
were normally grown to a thickness of 800 5 as shown in
fig 15 a, however, thicker films were grown also, to study
the effects on stoichiometry and oxygen contamination. The
channel numbers relating to the energy at which the silicon
yield is collected at 0.878 MeV and nitrogen at 0.511 HeV
were calculated, providing the simple identification cross
check of film components but the carbon substrate signal
was moved to a lower channel number due to the stopping effect
of the nitride films. This effect is best observed in fig 15 c which
includes the carbon substrate signal with no film present.
The ratio of silicon to nitrogen and stopping parameters were 
calculated using the appropriate equations 17, 18 and 19.
These results are shown in the table 3 below
Table 3
Results of analysis of RBS Spectra For Si N. Films Deposited on
Vitreous Carbon
Film thickness $ 760 1920 460 790
Refractive Index 1.95 2.05 2.0 2.0
Gas Ratio SiH.rNH^:^ 
Growth conditions
1:80:95 1:80:95 1:41:298 1:_41:298
740°C 9 sec 740°C 15 sec 700°C 8 sec 700°C 16 sec
N to Si Ratio 1.2 1.35 1.21 1.24
Oxygen contamination 1% 0.1% ND ND
Si.N.
[S] 3 4 eV/R 69.6 78.0 73.0 69.7 •
Si •
2
Si ~N,
[S] 4 eV/R 62.3 68.0 66.9 62.5
N2
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Variations were observed in the stopping parameters* The average 
values of all measurements made during the study were 
[S]si3 4 70 eV/A and [S]^3^4 63 eV/& and compared with 
values calculated using Braggs Law of [S]^3N4 90.01 eV/£ [S]^3N4 
78.5 eV/A and [S]^ 55.6 eV/i.
Fig.15. Rutherford Back Scattering Spectra of CVD Films
Deposited on Vitreous Carbon Substrates.
N  0 C h a n .  No.
Fig. 15(a) RBS Spectra of CVD S i ^  ~800 A Thick Deposited 
On Vitreous Carbon Using The Old Apparatus.
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Pig.15(b). RBS Spectra of C7D Si^R^^2000 I Thick Deposited 
On Vitreous Carbon Using The Old Apparatus.
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Fig.15(c). BBS Spectra of CVD Si_N 450.1 and 790 i Thick Deposited on 
Vitreous Carbon in the' New Deposition Apparatus (SAPDA).
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4.2.2.2 Films Deposited on Silicon Substrates.
In this experiment films deposited in the semi-automatic 
prototype apparatus were compared, in detail, to films deposited 
in more conventional apparatus including standard CVD processes 
and plasma deposited films: RBS spectra comparing rapidly deposited 
CVD S i t o  a film deposited in an ASM (N-OX) deposition 
apparatus (in the silicon device processing area of BTRL) 
are shown in fig 16 (a-b). Both random and channelled spectra 
were collected, the latter being more suitable for accurately 
calculating stoichiometry as the contribution from the 
substrate was reduced for the reasons discussed in section 
3.3.1. The table 4 below shows the calculated ratio of Si/N and 
the yield ratio for silicon from substrate to silicon from 
Si^N^ for random alignment of the Si substrate.
Results of analysis of RBS Spectra For 
Si^N^ films Deposited on Silicon Substrates
Film Thickness
Rapid CVD 
S1qN/
Conventional 
CVD S i N  
740§ 4
Refractive Index 2.01 1.97
Gas Ratio 1:41:298 1:400:800
Growth Conditions 700°C 8 sec 820°C 4 min
N to Si Ratio 1.20 1.36
Yield Ratio 0.506 0.457
Table 4
For a plasma deposited silicon nitride film of stoichiometric 
composition (again from the silicon processing area of BTRL) 
a yield ratio of 0.525 was measured. In the original experiment 
by Gyulai et al a value of 0.494 was reported for conventional 
CVD Si^N^.
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Pig. I6(a-b) RBS Spectra of Filins Deposited on Silicon Substrates.
100C h a n .  N o .
Pig. 16 (a). CVD Si^N^ Deposited in the SAPDA.
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70 80
C h a n .  No.
Pig. 16(b). CVD Si,!!. Deposited in a Conventional CVD ASM(N-OX)
J T
Apparatus•
66
4.2.3 Auger Profiling Analysis.
Auger profiling analysis was used to study Si^N^ films deposited
on GaAs and this analysis was done by the Surface Analytical Group
at BTRL at the authors request. Analysis was carried out on both
as deposited films and after annealing at temperatures
up to 950°C. Typical Auger profiles of the encapsulating films are
shown in fig 17 (a-c). The double layer encapsulation employing
both SiO^ and Si^N^ is shown in fig 17 (a); while fig 17 (b) shows the
rapidly deposited CVD Si^N^ on y. The depth scale was calibrated by
measuring the film thickness by ellipsometry prior to Auger analysis and
carefully monitoring the ion beam sputter time. Both of these samples
were from the first batch which were Auger profiled and immediately
it was clear that the films were contaminated with oxygen, throughout
the film at a level of approximately 3 at % although the relative
levels of N/Si were confirmed to be near the correct value.
A similar sample which had been heat treated at 850°C for 15 rain 
was profiled and small amounts of Ga were detected on the surface 
of the nitride films. It was assumed that the Ga had diffused 
from the GaAs through the nitride film as both the back and front 
surfaces of the sample had been encapsulated. Ga was not detected 
within the bulk of the films and it was thought that this was because
it was below the Auger detection limit, which for Ga is not better than
k at %. To overcome the problem of oxygen contamination the leak 
tightness of the apparatus was improved and a purer grade of nitrogen 
carrier gas was used. Auger profiles of subsequent samples were 
as shown in fig 17 (c) and had a very low oxygen contamination 
of less than 0.5 at %. Samples such as these were heat treated 
at 850°C for 30 min and no Ga outdiffusion was detected and the
Si_N,/GaAs interface was unaffected by the heat treatment.
3 4
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Heckingbottom et al made a careful study of the energies of the
Auger peaks for these films. For example the energy of the Auger
peak for elemental silicon is 91-92 eV while for silicon in Si N
3 4
values of 86-87 eV have been reported and for silicon in SiO^ the
peak occurs at 78 eV. By studying the "chemical shifts" of silicon
it is possible to determine information relating to the chemical
composition and bonding of the deposited Si N films. The films
3 4
tended to be slightly silicon rich in the bulk of the film with
an increase in silicon richness at the interface detected by a
shift of the silicon Auger peak from 88-89 eV to 92 eV. While
out-diffusion of Ga was not observed at 850°C and 900°C it was
detected at the surface of the film to a depth of 30& following
heat treatment at 950°C. The Ga Auger peak had the same energy
as in GaAs indicating that it was present in an unoxidised state.
The nitrogen peak position was constant throughout while by contrast
the silicon signal varied significantly. It was likely that these
variations were significant and related to real changes in the
bonding of the Si^N^. To ensure that elimination of oxygen correlated
with good encapsulation, several samples of n on n+ epitaxial GaAs were
encapsulated. Subsequently one sample was analysed by Auger profiling
while others were heat treated at various temperatures and the carrier
concentration profile measured. These results are described in
the next section. The Auger profile showed no oxygen contamination
in the bulk of the film but was detected as a small peak at the
Si N,/GaAs interface.
3 4
4.2.4 C-V Profiling of n on n+ Epitaxial GaAs
To access the effects of the encapsulation and heat treatment processes
on the electrical properties of GaAs, n on n+ epitaxial GaAs with a doping 
16 —3level of 1 x 10 cm was used. The nature of the experiment 
was basically simple in that the carrier concentration of the 
epitaxial layer was measured before and after heat treatment to 
ascertain the effects of both the encapsulation process 
and temperature on the electrical properties of the material.
The ’as-received* epi-wafers were typically 2 cm square and were 
cleaved into 5 mm chips for the experiment. Prior to encapsulation 
the samples were given a standard type A clean followed by encapsulation
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and heat treatment in the furnace. For C-V profiling the encapsulating 
films were removed in HF and the samples either mounted on the 
electrolytic cell of the Automatic Profile Plotter or measured 
in the more conventional manner with a mercury probe and JAC Profiler.
After the initial period of establishing optimum deposition conditions
and improving the leak tightness of the system the CV profiling
results were reproducible. A set of carrier concentration profiles
by electrochemical C-V measurements from samples of the same wafer
are shown in fig 18. The samples have been heat treated for
15 min at temperatures 825, 925, 950 and 975°C. The 'as-received’
material (not heat treated) was profiled through to the highly
doped buffer layer on the 0-10 micron depth scale and showed good
uniformity of doping throughout the epilayer. Annealing at 825
and 925°C caused no change to the near surface doping profiled
on the 0-2.5 micron depth scale. Annealing at 950°C caused the level 
15 -3
to fall to 9 x 10 cm while at 975°C a very significant drop to 
1 5 - 3
1.6 x 10 cm was observed and the starting level was not recovered 
in the 2.5 micron profiled.
Samples encapsulated in the semi-automatic prototype apparatus
are shown in fig 19 a-c. A different approach for measurement
was taken using a mercury probe and JAC Profiler. When the carrier
concentration was dissimilar from the starting material, a small
thickness of the epilayer was removed using a calibrated etch and
re-profiled. This process was repeated until the carrier level
was the same as the starting material. The results showed the
sample annealed at 825°C 15 min to be identical to the starting
material. After annealing at 925°C a slight fall in carrier level
and increased zero bias depletion was observed also the Schottky
barrier characteristics were not ideal showing higher leakage than
on the starting material (fig 19 b). The sample annealed at 950°C
15 min showed gross effects. The Schottky characteristics on the
initial surface w*ere very poor exhibiting high leakage. After
IS —3stripping 0 .6 jx ..m  a level of 8 x l O ^  cm was measured and it was 
necessary to etch away l.'S^m to fully recover the correct doping 
level. These results in fig 19 were those referred to in the Auger 
Profiling experiment.
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4.2.5 Cathodoluminesence Analysis
In association with the C-V profiling measurements just described 
+ -
n on n epi-GaAs samples were studied by cathodoluminesence both 
before and after encapsulation and heat treatment. Often cathodoluminesenc 
spectra were collected without removing the encapsulant, however, in a 
comparison of pairs of identical samples with and without the encapsulant 
removed, identical spectra were obtained.
+
The main peak observed in n on n epi-GaAs was the band gap peak 
at 820 nm with sometimes a very low intensity broad peak extending 
from 700 nm to 1000 nm (less than 1/20 intensity of the band gap).
A characteristic set of cathodoluminesence spectra of samples from 
the same wafer heat treated at temperatures of 700°, 800°, 900° 
and 950°C for 15 min is shown in fig 20. The main feature of these 
spectra was the appearance after heat treatment, of a broad peak 
at 912 nm (1.36 eV), showing increased intensity with respect to 
the band gap intensity as the annealing temperature was raised.
This effect was entirely reproducible and was repeated on many 
samples. In a more definitive experiment very short heat treatment 
times of 3 min were used. The samples were profiled using 
C-V measurements to measure the carrier concentration and 
cathodoluminesence spectra were also collected. In association
with these measurements, DLTS measurements of the traps.present
)-
in the samples were made by D Allan. The cathodoluminesence
-t*
spectra for these samples of n on n epitaxial GaAs with a doping 
16 “3
level of 2.5 x 10 cm are shown in Fig 21 (a-f). In the starting
material (fig 21 a) the band gap peak was observed and a
low intensity broad peak extending from 900-1000 nm. A DLTS
scan indicated the presence of only the normally observed
13 -3
0.84 eV peak containing 7 x 10 cm traps (being non radiative).
The spectrum after encapsulation and prior to heat treatment
was identical, and the carrier concentration remained
unchanged. The number of traps, however, had decreased by a factor
of two. Heat treatment at 700°C 3 min further improved the
material properties. Now only the band gap peak was observed
and the number of traps had.fallen to less than 
13 -3
1 x 10 cm . A similar result was observed for heat
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treatment at ouu \j VriS a )> nowever, at ?uu u i.rig
21 e) the 912 nm peak was first observed while the number of traps
remained the same. Heat treatment at 950°C (fig 21 f) caused the
intensity of this peak to increase together with a significant
15 -3
fall in carrier concentration to 9 x 10 cm and increase in trap 
density. The energies of the observed peaks (Ef) were calculated from 
the relationship
h VL
Er = —     32
where h is Plancks constant 4.13 x 10 eV/sec, V. the velocity
10
of light 2.9979 x 10 cm/sec, and the observed wavelength in 
cm. The band gap peak appeared at 820 nm equivalent to 1.5 eV 
and the peak at 912 nm to 1.36 eV.
4.2.6 Summary. These results on assessment of rapidly deposited 
CVD SigN^ as an encapsulant for GaAs enabled the author to draw 
the following conclusions. The rapid CVD method of depositing
Si0N, resulted in films near to the correct composition. The RES
j  4
analysis showed the thin films to be slightly rich in silicon although 
in a comparison with Si^N^ deposited by other techniques the films 
were shown to be very similar. Auger analysis of the films showed 
some oxygen contamination (not detected by RBS) which was eliminated 
by improving the leak tightness of the deposition apparatus. The 
annealing experiments of epi GaAs using the Si^N^ encapsulant demonstrated 
excellent results up to an annealing temperature of 925°C. The 
indications of these results were that rapidly deposited CVD Si^N^ 
would be an excellent encapsulant for post implant annealing of 
GaAs.
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4.3 Studies on Se Ion Implantation into GaAs
4.3.1 Introduction.
The experimental.results just described established 
the quality of the CVD Si^N^ encapsulation using n on n epitaxial 
GaAs without the complications due to the quality of semi-insulating 
substrates or interactions between implantation damage and residual 
impurities present in the substrate. The experimental results 
on encapsulation showed a consistent and clear pattern indicating 
that the encapsulation was adequate up to an annealing temperature 
of at least 925°C. The experimental results on studies concerning*
Se ion implantation into semi-insulating GaAs which followed are 
presented in the subsequent sections.
4.3.2 The Anneaiing Characteristics of Selenium Implanted GaAs.
The first experiment on Se ion implantation into SI GaAs
characterised the annealing temperature required to fully
electrically activate the implanted impurities for both low and 
high doses of selenium ions. The semi-insulating substrate material 
which had been purchased for this work was Sumitomo Grade
4 Cr-0 SI GaAs which at the time of this experiment was the 
- only material to be assessed and graded by the supplier.
The material was graded 1 to 4 with respect to the retention of 
high resistivity after heat treatment, grade 4 being the best quality. 
Samples 10 x 12 mm were prepared for implantation using the 3.1.1 
chemical polishing etch described in the experimental techniques 
section 3.4.4. An equal number of samples were prepared and coated 
w *h 400& of rapid CVD Si^N^ prior to implantation to 
investigate whether implanting through a Si^N^ film had any 
effect on the anneal temperature required. Selenium ions, energy
400 keV, were implanted into the samples held at 200°C at doses
12 -2 14 -2of 5 x 10 cm (low dose) and 1 x 10 cm (high dose). After
implantation, the samples implanted bare were encapsulated, while
those previously coated with Si^N^ retained the original film
for annealing and in addition a further 1500& of Si0 2 was RF
sputtered onto both sides of all samples. Individual samples
were furnace annealed at temperatures between 300°C and 970°C
at 100°C intervals. After annealing Van der Pauw clover-leaf-pattems
were made for electrical assessment using the technology previously
described in section 3.4.4.
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The results of the electrical measurements are shown in fig 22.
The conductivity of the low dose samples was not sufficient to
allow Hall measurements to be made until full activation was achieved,
therefore the annealing process was monitored by resistivity measurements,
and these are shown in fig 22a. The initial high resistivity decreased
by five orders of magnitude after implantation but recovered to
the original value after annealing at 300°C for 15 min. The samples
implanted through the Si^N^ film then showed some initial annealing
at 646°C with a fall in resistivity to 6 x 10^ ohms/sq, while the
samples implanted bare showed no apparent change until annealed
at 850°C when full electrical activation occurred. The high dose
samples (fig 2 2b) implanted through the Si„N film showed enough electrical
3 4
activation after annealing at 600°C to enable Hall measurements 
to be made and the activation increased steadily with annealing 
temperature to 900°C. Annealing at 970°C resulted in no further 
improvement. However for those samples implanted bare, 17% electrical 
activation had occurred during the encapsulation process although 
the thermal cycle was only 10 seconds at 700°C and Hall measurements 
could be made. Again the sheet carrier concentration increased 
monotonically with anneal temperature to 60% activation after annealing 
at 900°C. The mobility changes were less dramatic and were the 
same for both bare and nitrided samples. The highest value recorded 
was 1900 cm/Vs after annealing at 900°C.
The Hall profiles were measured for the low dose samples annealed
;
between 800°C and 970°C, and are ishown ! in fig 23 (a-b). It was
observed that the effect of implanting through a nitride film
was to move the profile nearer to the sample surface, and has
resulted in a higher peak doping level for samples annealed at
850°C 15 min (fig 23 (a)). The samples annealed at 960°C
(fl 23 (b)), however, both showed thermal conversion, although
its manifestation was considerably different. The sample
implanted though nitride showed a sloping fall in carrier concentration
extending into the sample while the sample implanted bare apparently
16 —3
showed a uniform doping level of 1.5 x 10 cm . This was a n type 
layer and more than a micron thick, although all samples were from 
the same original SI GaAs wafer. The Hall profiles for the high
18 —3
dose samples (not shown) both had peak doping levels of 1 . 6 x 1 0 cm 
after annealing at 900°C but samples annealed at 970°C again 
shewed thermal conversion effects.
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4.3*3 The Effect of Encapsulation and Anneal Conditions
A further experiment was carried out using Sumitomo grade 4 Cr-0 SI GaAs
to ascertain the effects of encapsulation and anneal conditions
on the electrical activation of the implanted dopant. Samples
1 0 x 12 mm were prepared using the standard procedure; all were
implanted hare with selenium ions at an energy of 400 keV, and 
12 -2
a dose of 5 x 10 cm with the substrates held at 200°C. All of the 
samples were encapsulated with CVD Si^N^ on both sides and divided 
into four batches (Ul, U2, U3, U4). Two of the batches were 
further coated with 1500& of RF sputtered SiO^ to ascertain if this 
assisted in the encapsulation efficiency (Ul and U2). Two different 
anneal schedules were employed either annealing in the 
furance at 850°C for 30 min (U2 and U4) or annealing in-situ 
in the nitride apparatus at 900°C for 30 sec in flowing nitrogen 
(Ul and U3). After annealing standard Van der Pauw samples were 
prepared and assessed by sheet measurement and Hall profiles.
The table 5 below shows the results of sheet Hall measurements
for the different conditions. Each result was the average of eight
samples
Sample No Encapsulation Anneal Ns
cm” 2 -2US r.n /V sec
Ul
U2
U3
U4
Si3N4 + Si02 
Si3N4 + si° 2
Si3N4
Si3N4
900°C
850 °C 
30 min 
900°C 
30 sec 
850°C 
30 min
3.9 x 1 0 12 
12
5.0 x 10
12
4.1 x 10 Z
12
4.8 x 10
3468
3610
3529
3272
Table 5
Sheet Hall Measurements for Different Encapsulation and Anneal conditions
The samples encapsulated using both Si^N^ + SiO^, and annealed 
at 850°C for 30 min have given the highest activation together 
with the highest mobility (U2). The furnace annealed samples with 
nitride alone (U4) gave poorer results mainly due to two partial
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encapsulant failures which artifically depressed the average.
In-situ annealing resulted in only a small reduction in activation 
and mobility (U3 & Ul). The Hall profiles showed a considerable 
difference between furnace annealed and in-situ annealed samples 
(fig 24). The furnace annealed profiles were considerably broader 
while both anneal conditions gave the same peak doping. Therefore 
the improved activation was a result of profile broadening rather 
than improved peak doping. Etching experiments through the implanted 
layer confirmed, however, that the high resistivity of the substrate 
was retained at a point just behind the implanted layer for all 
samples.
1
Profile 1 
Profile 2 ^ Furnace Annealed 350°C 30m
Profile 3 
Profile 4 J In-Situ Annealed 900°C 30s.
17 .
1
1
5000 o 
40 0 0 S 
30 0 0 <
20 0 0
1000 -
1
Pig.24 Hall Profiles of Se Implanted GaAs ,Energy 400 KeV,
Dose 5 10^Comparing Furnace Annealing with In-Situ Annealing.
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Mobility
4.3.4 Variations of Ion Implantation Results from a Range of Semi- 
Insulating Substrates.
The strange variation in profile shape and electrical 
activation observed in the last experiment as a
result of anneal conditions could be due to properties of the substrate
material. These variations, however, are not desirable features
of an ion implantation process, therefore an investigation into
the part played by the substrate was undertaken in co-operation
with N McIntyre. In this next experiment a range of substrates
from different suppliers were investigated using a standard implant
and an identical annealing method to characterise variations in
electrical activation of the implanted impurity and carrier concentration
profile shape from one wafer to another. The wafers, from ten ingots,
were obtained from four different suppliers. Sumitomo, Monsanto
and MCP supplying horizontal Bridgeman grown ingots (HB) and
Metals Research, liquid encapsulated Czochralski pulled ingots
(LEC). Samples 10 x 12 mm were prepared for implantation in the manner
previously described. Pairs of samples were implanted
12with selenium ions at energy of 400 keV, and a dose of 5 x 10 
_2
cm with the substrates held at 200°C. Following implantation 
all samples were encapsulated with rapid CVD Si^N^ plus 1500& 
of RF sputtered SiO^ and furnace annealed at 850°C 30 min under 
identical conditions. Standard Van der Pauw samples were prepared 
for Hall measurements on one sample and its twin processed to make 
FETs. Samples from the original wafers were also sent for analysis 
of the trace residual impurities present. The analytical technique 
used was SIMS analysis and these measurements were made by 
Charles Evans & Associates.
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The sheet Hall measurements from the ten wafers are shown in table 
6 below
Supplier Slice No Ingot No Ns 
c «ca
/As
Metals Research 1 A63
i
3.9 x 1 0 12 4250
2
3
A202
A190
12
3.7 x 10*, 
4.1 x 10 ,
3.7 x 10iZ
3900
4100
4 A210 3900
MCP 5 X1107 4.3 x 1 0 ^
5.4 x 10
4150
6 XK895 3100
Sumitomo 7
8
Grade 2 
Grade 3
12
5.2 x 10-,
3.3 x 1 0 *, 
5.2 x 10
2587
3300
9 Grade 4 3800
Monsanto 10 S238
12
3.6 x 10 2891
Table 6
sheet Hall Measurements From The Ten Wafers Implanted with Se
1 2 - 2at energy 400 keV and dose 5 x 10 cm
Significant differences were observed in activation for the identical 
implant and anneal conditions used. The electrical activation ranged from 
6 6% to 108% and mobility from 2600 to 4250 cm /Vsec. Selected Hall 
profiles are shown in fig 25 (a-c). It was clear from the Hall 
profiles that Metals Research LEC SI GaAs showed better reproducibility 
from one ingot to another in both profile shape and high mobility.
In general HB wafers showed broader profiles with long tails 
indicative of thermal conversion together with lower mobility, 
except for the Monsanto material which gave an uncommonly sharp 
profile.
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During the processing of the samples which were used to manufacture 
FETs dc parameters were measured and these measurements gave data 
which related directly to the electrical properties of the implanted 
layer. The saturation current and uniformity prior to gate deposition 
related directly to the sheet carrier concentration through equation 
6 , while on finished devices pinch-off voltage depended directly 
on the carrier profile and depth. The results of these measurements 
are shown in table 7 below. Column 2 is saturation current 
without gates and Column 3 is the uniformity. The finished 
device characteristics of saturation current, transconductance 
and pinch-off voltage are shown in columns 4, 5 and 6 respectively.
Table 7
ihe DC Parameters of the FETs
Slice
No Gates Complete Devices
No
^ S S *DSS XDSS
G
m
V
P
mA % mA mA V_1 V
1 213 4 65 33.3 2.9
2 204 6 44.5 32.0 2 .1
3 216 5 58.9 40.2 2 .1
4 199 12.7 51.5 29.8 2.7
5 244 5 62.3 31.8 3.3
6 253 6 .56.7 23.2 5.2
7 273 4 63.7 32.8 3.2
8 195 6 - — —
9 240 3 - - —
10 189 6 45 30.0 2.3
A clear correlation existed between the initial saturation current 
measured before gate deposition and the sheet carrier concentration 
determined from the sheet Hall measurements. (This is observed 
by comparing column 4 of table 6 to column 2 of table 7). Applying 
equation 6 to these results
gives a .value of 1 . 1 0 x 10 cm/s for the saturated drift velocity 
with a variation of less than 8% for each set of results. This 
shows that equation 6 may he applied to the prediction of device 
characteristics from implantation results assuming a value of 1 . 1 x 1 0  ^
cm/s for saturated drift velocity. A typical standard deviation for I
ScLU
over a single wafer was 5% whereas values between 189 mA (slice 
10) to 273 mA (slice 7) were observed from wafer to wafer for an 
identical implant and anneal schedule. This is clear evidence 
of variations in electrical activation due to substrate quality 
and these variations are reflected in the device characteristics.
These initial values of saturation current were far too high for 
finished devices and therefore some of the layer was etched 
away prior to gate deposition using the gate photoresist layer 
as a mask in order to set the final saturation current to be as 
near 60 mA as possible.
The dc parameters of the finished devices also showed variations 
far greater than expected for an identical implant (Table 7).
Although the final saturation current was set near to 60 mA for 
all wafers the pinch off voltage varied from 5.2v, for slice 6 , 
to 2.1v for slice 3. The transconductance of the devices was also 
measured and this parameter truly reflects device performance.
A high value indicates a a good device while a lower value predicts 
poor performance. Values ranging from 23.2 mA V  ^ to 40.2 mA V * 
were observed (Table 7). The lowest value coinciding with the 
highest pinch off voltage. Therefore by studying this table the 
better substrates can be identified as those giving devices with 
high transconductance and low pinch off voltage. LEC ingots 
achieve the first three places by this criterion.
Samples of the ten wafers (not implanted) were analysed by
58Charles Evans and Associates to identify the residual impurities 
present in the samples and their concentration, using 
secondary ion mass spectroscopy (SIMS). In this technique 
the samples are mounted in a ultra high vacuum chamber and each
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sample in turn is sputtered with an ion beam of either Cs or 0
ions. The sputtered material from the sample is ionized and then
analysed in a mass spectrometer. The sensitivity of this technique
14is extremely high and it is possible to detect down to 1 0 atoms 
-3
cm for a wide range of elements. The results of this analysis 
are shown below in table 8 .
Residual Impurity Content of the Ten Wafers
Sample Residual Donors 
-3
cm
Residual Acceptors 
-3
cm
Chromium
-3
cm
1 3.5 x 10
2 1.7 x 10
3 7.7 x 10
4 1.5 x 10
5 1.9 x 10
6 1.9 x 10
7 4.5 x 10
8
9 4.0 x 10
1 0 1 . 0 x 1 0
15
15
14
15
16 
16 
16
16
17
7.0 X 10
1.0 X 10
1.7 X 10
2.6 X 10
1.0 X 10:
1.0 X 10:
1.0 X 10
2.0 X io:
1.5 X 10
15
15
15
15
15
15
15
15
15
10
10
10
10
10
10
10
10
10
14 
16 
16 
16 
16
15
16
16
16
Table 8
it was clear from these results that Metals Research LEC grown 
material generally contained an order of magnitude fewer residual 
donors compared to HB grown ingots. The Cr concentration was 
similar for LEC ingots (sample 1 was not intentionally doped 
with (Cr), while in the HB wafers the concentration was variable 
from very high to very low. The level for acceptors was similar 
for all samples, the excess donors seen in HB material were mainly 
Si and S.
4.3.5 Standard Assessment Test For Semi Insulating Substrates 
In view of the results of the previous experiment which showed 
the variability of the Hall profiles and mobility for HB grown 
material it was decided to use only Metals Research LEC grown ingots 
for future experiments. However, it was still essential to qualify 
the material if reproducible implantation was to be achieved.
A standard assessment test of material quality was devised covering 
the key aspects of activation, mobility, ionized impurity content 
and resistance to thermal conversion in one experiment. For the 
purposes of this study SIMS analysis of bulk impurities was also 
undertaken. At the same time the specification for 3 cm diameter 
wafers was agreed with Metals Research shown in appendix 4 (see 
later in section 4.3.8) and these were used for this assessment.
The wafers were prepared for implantation by chemical polishing
in the manner described in section 3.4.4, and then implanted with
+ 1 2 - 2  
Se ions at an energy of 400 keV, and a dose of 3 x 10 cm
and during implantation half of the wafer was masked by a
metal plate. The complete wafers were encapsulated and furnace
annealed at 850°C for 30 min. ror electrical assessment measurements
the Van der Pauw clover-leaf pattern was generated over the
complete wafer. A typical wafer is shown in fig 26.
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Fig.26. An Implanted Wafer With Van der Fauw Patterns Etched into 
Surface Ready for Hall Measurements.
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Sheet Hall measurements were made on the implanted half of the 
wafer both at room temperature and liquid nitrogen temperature while 
on the shielded half the retained resistivity was measured under 
illumination and in dark conditions. The results are shown in 
table 9 below. Included is a recent wafer of HB material (Ex 0386) 
which gave an electrical activation of greater than 1 0 0% demonstrating 
thermal conversion and was included for comparison purposes only.
Implanted Side Masked Side
Slice No Koom temp Liq N« temp Room temp
N i2
cm ^ s 2 cnryVs
NS-2
cm
! Ps 
cm2 /v.‘s.
Sheet Resi. 
ILLUM
stance ohms/s 
Dark
A300 1.9 X 1 0 12 4328 2.1 X i o12 4872 3.2 X 1 0 5 2 . 2 X i o7
(Cr)
A311 2 . 2 X 1 0 12 4459 2.4 X 1012 5098 2.4 X io5 8.4 X 1 0 6
(undoped)
A302 2 . 0 X i o12 4208 2.3 X i o12 4408 1.9 X i o5 2.7 X i o6
(Cr)
A153 2 . 0 X io12 4529 _ 2 . 8 X io4 3.4 X i o4
(undoped)
A004 2.4 X 1012 4611 1.7 X 1012 3704 1.6 X 1 0 6 1.3 X 108
(undoped)
A287 2.3 X i o12 4891 2.1 X i o12 7563 9.7 X io5 2 . 0 X 1 0?
(Cr)
A306 2.1 X i o12 4361 2 . 0 X i o12 2582 1 . 8 X i o5 6.9 X i o5
(Cr)
A326 2.6 X i o12 4598 2.5 X 1 0 12 5706 5 x io5 5.8 X i o6
(undoped)
A452 2 . 2 X i o12 4361 2 .2 X 1012 4760 6.5 X i o5 3.9 X i o6
(undoped)
Ex0386 3.2 X i o12 4590 3.0 X io12 5551 1.5 X i o3 1.5 X i o3
(Cr-0)
Table 9
Ton Implantation Assessment of Ingots
All of the ingots assessed were LEC material from Metals Research 
except for the last one in the table, EX0386 which was a HB ingot. 
The electrical activation varied from 63% to 87% for the LEC ingots 
and was 107% for the HB ingot again showing substrate effects known 
under the general term of thermal conversion. Also for this ingot
95
3tne retained resistivity was poor, falling to 1.5 x 10 ohms/sq. The
best room temperature mobility observed was 4891 cm^ V  ^ s \  for A287,
2 - 1 - 1which increased to 7563 cm V s at liquid nitrogen temperature,
although this ingot was unique. A more typical result (5 ingots)
2 -1 -1
was a value of approximately 4300 cm V s at room temperature 
2 -1 -1rising to 5000 cm V s at liquid nitrogen temperature. Although 
it was clear from the previous substrate assessment experiment 
that LEC material was superior to others, it is also clear from these 
results that each ingot needs to be assessed for electrical activation 
and quality before it may be used for definitive experiments.
m  this particular assessment experiment, selected samples were 
again sent to C Evans for analysis of the residual impurity levels 
using SIMS analysis. These results are shown in table 10 below.
Ingot No Residual Donors 
-3cm
Mg
cm“ 3
B
-3
cm
Cr
-3
cm
A3 00 
A311 
A3 02 
A153
2.7 x IO* 3
2.7 x io:^
3.0 x 10 j?
3.0 x 10
4 x  lO^t 
1 x  1 0 -
I *3 x 10
5 x  1 0 ,5
1 x  10  
7 x  1 0 -  
1 x  1 0 16
16
2 x 1 0 ./
4 X 10. r
2 x 1 0 :; 
# . «14 4 x 10
Table 10
Residual Impurities present in Selected Wafers
m e  results of the SIMS analysis showed a reproducible low residual 
impurity content of very similar levels for all the ingots examined. 
There is no apparent simple explanation relating to the impurity 
content to account for the variations in activation observed from 
one ingot to another. However these results indicate that it is 
beneficial to reduce the Cr content to the lowest level needed 
to retain high resistivity. Excess Cr in the material results 
in a lower mobility of the implanted layer when measured at liquid 
nitrogen temperature. This standard implantation assessment gives 
valuable information concerning the quality of the semi-insulating 
substrate material and is an essential preliminary to further studies 
related to Se ion implantation.
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4.3.6 The Effects of Elevated Substrate Temperature and Anneal 
Temperature on the Electrical Activation.
At the start of this study it was a normally accepted practice
to use an elevated substrate temperature during ion implantation
of Se ions. Previous work had shown an improvement in electrical
14 -2activation was achieved for high doses of near to 1 0 ions cm 
by raising the substrate to 200°C. For integrated circuit production, 
however, this is a very inconvenient requirement as it imposes 
severe limitations on the number of wafers which may be implanted 
and the time taken to implant the wafers is obviously considerably 
lengthened. The aim of the experiment now described was to assess 
the effects of both substrate temperature and anneal temperature 
on implant activation and profile shape over the dose range 
3 x 1 0 ^  ions cm ^ to 1 x 1 0 ^  ions cm The ingot used for this 
work was A311 undoped SI GaAs, which was assessed in the previous 
section.
Samples 10 x 12 mm were prepared for implantation in the manner 
described in section 3.4.4 and implanted with Se+ ions at energy 
400 keV. Four samples were implanted with an identical dose, one pair
at ambient temperature and the other pair at 200°C. The dose used ranged
12 -2 14 - 2
from 3 x 10 cm to 1 x 10 cm . One from each pair
was then furnace annealed at 850°C for 30 min and the other pair
at 900°C for 15 min. Standard Van der Pauw clover-leaf samples
were prepared for measurement of all samples together with some
planar samples of high doses for C-V profiling.
The results of sheet Hall measurements indicating the electrical
activation of the samples is shown in fig 27. In this figure each
point is the average of two samples. For the high dose samples 
1L — 2( 1 x 1 0 cm ) the results were as the previous work had shown; 
that higher electrical activation was achieved with an elevated
substrate temperature and high anneal temperature (900°C). For
12 - 2 12 -2 lower doses, however, of 3 x 10 cm and 5 x 10 cm near identical
activation was achieved regardless of the substrate and anneal
temperature. At the intermediate dose between these two extremes 
13 -2
(1 x 1 0 cm ) an intermediate result was observed; while the sheet 
carrier concentrations were similar for all samples at the
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1 3 - 2
1 x 10 cm cm dose the mobility measurements of the samples implanted
at ambient temperatuere was half of the value measured for the elevated
substrate temperature samples. The conclusion of these sheet results
12 -2was that Se implantation for doses up to 5 x 10 cm may sucessfully
be done at ambient substrate temperature and that for doses above 
13 -2
1 x 10 cm elevated substrate temperatures gave improved activation.
12 - 2 13 -2 
For doses between 5 x 10 cm and 1 x 10 cm the sheet carrier
concentration of samples would be identical but the mobility of
samples implanted at ambient temperature would be lower.
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Following the sheet Hall measurements, Hall profiles of selected
samples were measured on the Automatic Hall profiling apparatus
(described in section 3.4.6). The profiles for the samples implanted
12 -2
with a dose of 5 x 10 cm are shown in fig 28. Although the sheet
measurements for this dose had all shown close agreement, regardless
of substrate or anneal temperature, the Hall profiles of the samples
showed a clear difference between those samples implanted at ambient
temperature compared with those implanted at elevated substrate
temperature. The two samples implanted at ambient temperature
17 -3had given identical profiles with a peak doping of 3.8 x 10 cm
although one was annealed at 850°C and the other at 900°C.
The samples implanted at 200°C, however, had a lower peak doping 
17 -3
of 3 x 10 cm and a broader tail to the profile indicative of 
out diffusion. Again this pair of samples gave near identical 
profiles whether annealed at 850°C or 900°C. Therefore a diffusion 
effect dependent on the substrate temperature during implantation 
has been identified for low doses which is independent of the 
annealing temperature.
For the higher dose samples (1 x 1 0 ^  cm the predicted effects
were observed with both elevated substrate temperature and anneal
temperature resulting in improved activation. Only the carrier
concentration profiles for these samples were measured using C-V
analysis and are shown in fig 29. The highest peak doping achieved 
18 —3was 2.5 x 10 cm for the sample implanted with the substrate raised 
to 200°C and annealed at 900°C. This peak doping is difficult 
to exceed by Se implantation alone.
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4.3.7 Measurement of the Electrical Activation Achieved with Very 
Low Dose Se Implantation
The criterion which set the limits of this experiment was the design
of the GaAs integrated circuit under development at BTRL which
requires the FETs to have a pinch off voltage between 1 and 2 volts.
To achieve this be Se implantation typically requires a dose less 
12 -2
than 3 x 10 ions cm and an implantation energy between 200 and
400 keV. Therefore samples were implanted at an energy of either
12 -2
200 keV or 400 keV within a dose range from 5 x 10 ions cm down to 
11 -2
8 x 10 cm . The aims of this experiment were two fold: to 
investigate the lower dose limit for Se ions implanted into GaAs and 
hence determine the lowest dose which could sensibly be used for the 
manufacture of devices (including the possibility of enhancement 
FisTs); to investigate the reproducibility of electrical activation 
for these very low doses. In order to generate the Van der Pauw 
clover leaf pattern required for the electrical assessment an 
out-of-contact metal mask discussed in section 3.4.3 was mounted in 
the accelerator, thereby generating the clover leaf pattern during 
the actual implantation process. A SEM micrograph of a typical 
sample is shown in fig 30. The implanted region is observed (after 
annealing) using the cathodoluminesence mode of the SEM. The 
implanted region is radiative while the semi-insulating substrate 
is not. The retention of the geometry can be clearly seen and the 
alignment between the contact triangles and the arms of the clover 
leaf pattern is adequate for this experiment and was achieved by 
simple mechanical indexing.
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Also investigated in this experiment was an assessment of in-situ 
annealing, exploring the potential application of this technique 
to GaAs integrated circuit production.
The sheet Hall measurement results are shown in fig 31. These
results show that for an implantation energy of 400 keV identical
electrical activation was achieved for furnace annealing at 850°C
for 30 mins compared with in-situ annealing at 925°C for 2 minutes.
Both the sheet carrier concentration and the sheet mobility results
were identical. The activation was near to 100% for doses vreater 
12 -2
than 3 x 10 cm , however, for lower doses a sharp decrease in
activation was observed. The difference between the implanted
dose and the measured activation was a constant factor of 6 x 1011 cm
for the dose range studied. A similar effect was observed for
the samples implanted at 200 keV energy, however, in thise case
the difference between the implanted dose and the activation was
12 . -2
much greater at 1.5 x 10 carriers cm , and the fall in activation
12
was noticeable for doses less than 4 x 10 “ cm “A
Fig.30.Photomicrograph of an Implanted Van der Pcuw Pattern.
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Hall profiles of selected samples are shown in fig 32 (a and b)
for both 400 keV and 200 keV implantation energy. The following
features observed in these Hall profiles demonstrate the control
and reproducibility achieved by the author for low dose Se implantation.
The peak doping levels fall with decreasing dose for both 200 keV
and 400 keV energy in the way predicted by the LSS theory. As
well as the fall in peak doping carrier concentrations the zero
bias depletion width increases, indicating a fall in the surface
carrier concentration. Finally the mobilities measured for each
peak doping level agree closely with the predictions of Rode and 
•\ 80
/I Knight. These features are shown in table 11 which compares the
I results just discussed.
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Fig.32(a).Hall Profiles of Se Implanted GaAs at an energy of 400 KeV 
implanted at ambient temperature and annealed at 850 C .
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4.3.8 The Application of Low Dose Se Implantation to GaAs Integrated 
Circuit Development
The results presented in the previous experiment demonstrated control
over low dose Se implantation. The aims of the experimental work
which will now be described were to extend the use of ion implantation
into the manufacture of GaAs integrated circuits (a development
programme is currently under way at BTRL for this purpose). The
requirements for the implanted layer are defined by the design
of the FET. Initially FETs with a pinch off voltage near to 3V
were fabricated. However the development work on the design and
92technology for a digital integrated circuit by Livingstone indicated
a pinch off between 1 and 2V was required. The predictions
of the dose and energy required to achieve this were a low energy
near to 200 keV and a low enough dose to give a peak doping 
17 ”3level near to 10 cm . It is important to control the peak
doping level to this optimum value to give a FET with high
transconductance without the risk of gate/drain breakdown.
This imposes a severe requirement for control over both dosimetry
and activation for two reasons. Firstly at lower energies a higher
peak doping is achieved due to the more narrow gaussian distribution.
This can be observed by reference to table 11 in the previous section.
Secondly the dose required to give a peak doping near to
17 -3
1 x 1 0 cm falls within the regime where there is a difference 
\2 2of 1.5 x 10 carriers cm between the implanted and activated dose. 
Therefore this fall in activation must be allowed for in deciding 
the dose to be implanted.
To investigate the relationships between ion implanted layers and 
FET parameters a number of 3 cm diameter wafers were uniformly
implanted at energies of 400 keV, 200 keV and finally 225 keV with
12 — 2 12 - 2
doses between 1 x 10 cm and 4 x 10 cm The quality of the
wafers were again of prime importance in this work, both the electrical
properties of the material and how also the physical parameters.
Wafer flatness is a prime requirement for high yield photolithography.
The wafers used in these experiments were purchased from Metals
Research to a specification put forward by the author and agreed
by Metals Research (appendix 4).
\
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The author has assessed the physical parameters of wafers and ensured 
those selected are within the specified limits. The equipment 
commercially available for measuring wafer flatness, bow and taper 
is based on optical techniques and is prohibitively expensive, 
for example the Autosort is approximately £80,000. The less expensive 
equipment of this type was assessed and found unsatisfactory due 
to the variability of results. Even so the price is still 
£15,000. Therefore the author used a sensitive dial test indicator 
prior to wafer preparation for implantation and
in as gentle a manner as possible to avoid damage to the GaAs. This 
method gave good correlation with those wafers which gave overall 
close contact with the photolithography mask in the Karl Suss mask 
aligner during the photolithographic processing and resulted in 
the highest yield of devices. Recently an alternative method of
wafer flatness measurement has been investigated based on air gauging.
This technique has been used routinely in the mechanical engineering 
industry to measure dimensions to very close tolerances. In this 
method a low pressure jet of pure nitrogen impinges on the wafer 
from a calibrated orifice. Variations in wafer thickness are reflected 
in a column of liquid. By using a vacuum chuck the wafer may also
be measured when held down under vacuum as is the case in the mask
aligner. The author is currently liaising with Solex Equipment Ltd 
in development of an apparatus to measure wafer flatness using 
this method. The Table 12 below shows measurements of wafer flatness 
comparing an optical method with dial test indicator results and 
air gauging results.
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wafer Flatness - All dimensions are microns
Wafer No
Optical 
Free 
TIR y m
Method 
Vacuum 
TIR ym
Air Gauging 
Free 
TIR y m
Dial Test Indicator 
Free 
TIR ym
489/9 8.5 8 15
1 0 5.5 13 12.5
11 10 13.5 8.7
13 5 8.5 18 12.5
14 6.5 10.5 53 27.5
16 8 . 14 16 17.5
17 15.5 8 31 15.0
18 11.5 12.5 25 27.5
19 10 17 17.5
20 7 7 17.5
21 10 11 39 40
22 6 7.5 16 27.5
23 9.5 9 26 15
24 7.5 1 0 55 5
25 6.5 13 2 1 2.5
26 5 7 23 2.5
27 10.5 15 33 25
28 12 12.5 2 0 7.5
29 12.5 12 18 2.5
30 7 11.5 26 12.5
Table 12
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Selected wafers were prepared for implantation by etching using a
different chemical polishing solution as it was found that the 3.1.1
etch described in section 3.4.4 tended to round the surface of
the wafers degrading the flatness. The composition of the new chemical
polishing solution is 20:7:97 of NH,0H:H_0 „:Hrt0 and the etch rate
4 2 2 2
is 1.3 microns/minute at 25°C. The time used was 3% minutes which 
removed residual polishing damage but retained wafer flatness.
Following implantation, encapsulation and annealing, wafers were 
either assessed by electrical measurements using the standard 
Van der Pauw clover leaf pattern together with Hall measurements 
or were processed into integrated circuit patterns by the 
technical processing staff using the standard technology developed 
by McIntyre and Bowie.
The control and reproducibility of low dose Se ion implantation
was confirmed for whole wafer implantation. Figure 33 shows Hall
Profiles of Van der Pauw samples generated from three different
wafers implanted at an energy of 400 keV with doses of 5, 3 and 
12 -22 x 10 i'ns cm respectively. The uniformity of the electrical
activation over the whole wafer was assessed by measuring
Van der Pauw clover leaf patterns generated using photolithography
and etching. A typical wafer prepared in this way was shown in
fig 26. Results of sheet Hall measurements taken over whole wafers
on ten Van der Pauw patterns are shown in table 13 below,
the spread in activation measured is + 1 0% using this assessment
method.
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Sheet Hall Measurements Showing The Variation Over
a Whole Water
Sample Sheet Carrier 
cone cm
Shegt M<j>bil^ ty 
cm V s
A311/1 V 
400 keV Se 
4 x 1 0 cm
A311/3 
400 keV I 
2.5 x 10'
+
cm
- 2
1 3.87 X 10
2 3.92 X 10
3 3.82 X 10
4 4.04 X 10
5 3.59 X 10
6 3.87 X 10
7 3.68 X 1 0
8 3.63 X 10
9 3.00 X 1 0
10 3.07 X 1 0
11 3.12 X 10
1 2.05 X 1 0
2 1.85 X 1 0
3 2 . 1 1 X 1 0
4 2.30 X 10
5 2.32 X 1 0
6 2 . 1 1 X 10
7 2.33 X 1 0
8 2.25 X 10
9 1.99 X 1 0 .
10 2.05 X 10
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
4311
4285
2913
4208
4028
4175
4234
1025
4267
4243
4245
4648
4148
4666
4596
4602
4399
4680
4666
4581
4777
Table 13
\
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Fig«33lall profiles of whole wafers implanted with Se at an 
energy of 400 KeV and temperature of 200°C, annealed at 850 C for 50m.
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A typical wafer which has been processed to produce integrated
circuit patterns is shown in fig 34. The integrated circuit pattern
is repeated approximately 600 times on a 3 cm diameter wafer and
included in the array is a 50 micron wide test FET. DC measurements
are made on this test FET using an automatic probing station at
various stages during processing. The measurements are stored
on a computer and can therefore by displayed in various formats,
such as histograms or wafer maps of the variation of the parameters
over the wafer. Ubviously the large number of measurements made
give a clear indication of the uniformity of the electrical
characteristics of the implanted layer with an approximate
resolution of one measurement for each one hundreth of a square
cm compared with the Van der Pauw Hall measurement where ten
measurements per wafer give a resolution of one measurement per
half square cm. The measurements made on the text FETs were
the saturation current before gate deposition (IDS) and the
saturation current after gate deposition (IDSS) together
with the pinch off voltage (Vp). A histogram of the saturation
current measurements for a wafer implanted at an energy of 400
12 -2
keV with a dose of 3 x 10 cm is shown in fig 35 (a). The average 
value measured for IDS was 18 mA with a standard deviation of 1*1% *
A contour map of this measurement is shown in fig 35b showing the 
e*ce\\ent uniformity. The deviations for uniformity range from 
5% to. 18% for all wafers processed, (43 in total by December 1981). 
The indications are that with care low dose selenium implantation 
gives uniform layers for processing. Typical results of uniformity 
from epitaxial layers range from 20% to 30%.
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Fig.35(h)* Contour map showing the uniformity of the saturation 
current measurements•
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The other main objective of these experiments was to determine 
the relationship between the dc parameters of the FETs and the 
implantation energy and dose. McIntyre and Hamilton at BTEL 
modified an existing computer programme so that it would predict 
the saturation current and pinch off voltage of an FET from either 
the LSS predicted doping profile or from an experimentally 
measured Hall profile. The device characteristics for different 
implantation schedules were measured and compared with the results 
of computer analysis. These results are summarized in Table 14 
below
\
Table 14
Implant Computer Prediction Measured Devices
LSS Hall
Profile
Energj
tev
Dose 
cm- 2 .
IDSS
mA
Vp
V
IDSS
mA
Vp
V
IDSS
mA
Vp
V
No of 
wafers
Spread
400
2 0 0
225
5 X 1 0 12 4 x
3 x 10 z
3 X 1 0 12
2.25 x 10,
2 . 0 x 10 2
2.25 x 1012
25.2 
17.7
14.2 
7.4
7.1
5.1
2 .2 
1.2
15.5
10.3
5.5
2.7
32.4
22.4 
16.0
1 1 . 2
4.9
4.7
6.7
6.5
5.3
2 . 8 8
1.35
1.69
1
1
7
1
1
4
18%
2 2 %
TUe Relationship Between Implantation and FET DC Parameters for a 50
micron wide FET
It was observed that there is good agreement between the 
computer model predictions for both the LSS profiles and for the 
measured Hall profiles. These predictions in turn agree closely 
to the measured parameters on FETs. The pinch off voltage could be 
decreased by either decreasing the dose or the energy of implantation. 
However at 400 keV energy only small changes in pinch off voltage from 
6 .6V to 4.0V were achieved by decreasing the dose, while a reduction 
in energy to 200 keV resulted in a larger decrease in pinch off 
voltage to 2.9V for a dose of 3 x 1012 cm~ 2 an(j 1 . 3 5 7 for 2.25 x 1012
cm”"2'. The initial intention for the GaAs digital integrated circuits 
was to achieve devices with a IV pinch off but during the design work of
118
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' : Liivingstone it became clear that a value of 1.6-1.8V would
be preferred. To achieve the optimum device structure with a peak doping 
17 ~3near to 1 x 1 0 cm and the pinch off voltage to the design specification
the computer model predicted an energy of 225 keV and dose 
io -3
2.25 x 10 era (allowing for the predicted fall in activation).
These conditions were used and measurements on finished devices 
confirmed the desired pinch off voltage had been achieved. Therefore 
the custom ion implantation service for Se implantation has been 
established.
4.3.9 Implantation Through A Silicon Nitride Film
it was realised that by implanting through a Si^N^ film a similar
effect would be achieved to decreasing the implantation energy.
That is the implanted ions would reside closer to the sample surface 
resulting in devices with a lower pinch off voltage. An initial 
experiment was carried out whereby a wafer was implanted at an 
energy of 350 keV through a Si^N^ film 600& thick. After processing, 
the dc parameters of the test FETs were measured and values for 
pinch off voltage near to IV were recorded but later wafers processed 
in this way resulted in devices with a higher pinch off 
voltage. Therefore more systematic experiments were carried out 
to determine the effects on device characteristics of implantation 
through Si3N^ films.
The basis of this experiment was that four different film thickness
of Si^N^ were deposited onto one GaAs wafer and the experiment
was described as the quadrant nitride experiment. The different
thickness of Si.N, on the same wafer was achieved in the following 
3 4
way. A thin nitride film was deposited over the
whole wafer and then a half wafer was placed on the sample and
another film of Si^N^ deposited which, of course, only covered half
of the original wafer. The half wafer was then rotated through
90° and the process repeated. The final result was a GaAs wafer
with four quadrants of different Si^N^ film thickness. The wafer
was then implanted with Se at an energy of 400 keV with a dose 
12 — 2of 2.25 x 10 cm . After encapsulation and annealing by the author 
the wafer was processed to form integrated circuit test patterns 
by N McIntyre. The device results and related Si^N^ filTn thickness 
are shown in fig 36.
119
it was observed that all the FET dc parameters have a linear
relationship with Si^w^ film thickness for the implantation conditions
used for this experiment. The relationships are, for IDS
1 mA/79& Si N, for IDSS 1 mA/96& Si_N. and for pinch off IV for 
3 4 3 4
335& of Si0N,. Therefore this is a second method for control 
3 4
of device characteristics for low dose Se implantation.
4.3.10 Discrete Implantation
The yield and performance of GaAs integrated circuits may be 
improved by using discrete implantation rather than etching mesas 
onto the surface of a wafer which has been uniformly implanted. 
Photoresist was used as a masking medium for ambient implantation 
and polyimide for elevated substrate implantation. Following 
normal photolithographic techniques described in Section 3.4.3 
the circuit pattern was defined in the photoresist or polyimide 
and was used as the implantation mask. The discrete implanted area 
could be viewed by infrared microscopy before annealing and by 
cathodoluminesence or by use of a delineating etch after annealing.
The high resistivity between the implanted areas was retained 
with a value of 1-2 meg ohms between isolated devices without the need 
for mesa etching, giving a planar technology. Fig 37, below 
shows an infrared micrograph of a discrete implantation 
sample where a photoresist mask was used for a low dose 
channel implant and a polyimide mask for an elevated substrate 
temperature implant for a higher dose contact implant. The fine 
resolution of the integrated circuit geometry was observed without 
lateral scattering effects. The space between two ohmic contact 
implants for the FET is four microns. It was also possible to 
achieve good alignment of the two implanted patterns using simple 
etch marks.
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IDS 16 mA 
IDSS 8 mA 
Vp 2.3 V
1314A IDS 16.4 mA 
I DSS 8.3 mA 
Vp 3.0 V
869A 846A
388A
IDS 20.7 mA IDSS 12.7 mA Vp 4.3 V
Fig. 36 The quadrant nitride experiment
Fi^.37. An Infrared Micrograph Showing Discrete Implantation.
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4.3.11 Summary.
These experimental results on Se ion implantation into semi- 
insulating GaAs show how the experimental work developed from being 
non reproducible with variations due to annealing and poor quality 
substrates to become a highly reproducible and sophisticated 
technology. The range of annealing temperature required to give 
high activation was confirmed to be 850°C-925°C. The variability 
of substrates was investigated and LEC grown substrates were 
identified as superior to HB substrates. The further investigations 
revealed that it was possible to assess substrate quality by a 
single experiment for each ingot using the half masked implantation 
test in association with electrical assessment at room temperature 
and liquid nitrogen temperature. The subsequent experimental work 
on low dose ion implantation using validated substrates demonstrated that 
excellent control and reproducibility could be achieved. The author was 
able to predict the expected carrier concentration profile accurately 
and this ability led to the successful development of an ion implantation 
technology for the fabrication of ion implanted GaAs integrated 
circuits at BTRL.
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4.4 Accuracies and Errors
4.4.1 Ellipsometry.
In order to make extremely accurate measurements by ellipsometry
it is necessary to know accurately the optical constants of the
substrate and to ensure that the film semiconductor interface is free
from contamination. The optical constants of the substrate
used by the author in construction of the nomogram were taken from
59the work of Adams and Pruniaux. The accuracy of the results 
for Si^N^ films depends to some extent on the film thickness being 
measured. For films thicker than 900& the nomogram shows that a small 
change in ellipsometer readings reflects a large change in film thick­
ness, however for thin films a larger change in the ellipsometer results 
is apparent for changes in film thickness. The results may also be 
analysed using the computer programme in which case the confieence 
limits of the results are also given. The validity of the measurements 
has been assessed by the author in measurements on ten sequentially 
deposited nitride films onto GaAs. These results are shown in table 
15: the mean value of the refractive index of these measurements 
is 2.01 with a standard deviation of only 1.7%.
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4.4.2 Rutherford Back Scattering (RBS).
The equation 13 in section 3.3.1 defines the parameters 
which relate the RBS spectra to the concentration of elements 
in the sample. Theoretically it should be possible to exactly 
calculate the number of atoms of the elements present in the 
sample, however, in practice a number of experimental 
factors combine to make this level of accuracy extremely difficult 
to attain. In the experimental results presented in this thesis 
a beam energy of 1.5 MeV He ions was used with a scattering geometry 
of 165°. The scattered particles were analysed with a solid state 
detector with a resolution of 15 KeV which subtended an angle between 
3-4 msr. The energy per channel of the multi channel analyser was 
determined by collecting a spectrum from a standard sample. The 
time intervals between collecting spectra from some of the samples, 
however, was 8 - 1 2 weeks, therefore experimental variations may have 
occurred in spite of the same standard being employed. For example 
small variations in the He beam energy together with the beam area 
and uniformity may result in errors of up to 10%. Slight variations 
in orientation of the samples would also contribute to this error.
The estimation of the solid angle of the detector assumed that there 
were no "dead" spots on the detector surface and the counting of 
the charge of the He ions collected is based on the assumption 
of total suppression of secondary electrons. Some of these 
errors can be reduced by calculating the ratio of elements present 
using equations 18 and 19 which this author employed. In this case
with care in setting up the equipment, errors are reduced to 5-10%.
60In a standard experiment, however, I V Mitchell reported a 
variation of as much as 2 0% for a set of identical samples analysed 
by RBS. Therefore the author cannot claim a greater accuracy than 
20% where comparisons are made with the early work of Gyulai et al.
4.4.3 C-V Profiling.
,v\uch development work has gone into making the capacitance - voltage 
method of carrier concentration profiling accurate and sophisticated.
The results for normal measurements on n type GaAs under favourable 
conditions are reproducible and accurate to within 2%v jThere are however 
factors to take into account concerning the accuracy^o the capacitance 
measurement and the validity of equations 22 and 23. The validity of 
the C-V profiling technique depends upon a simplifying assumption known
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as the depletion approximation. This assumes that the depletion 
region consists entirely of the charge due to the ionized donors 
and acceptors; it neglects the regions which are neither fully 
depleted nor approximately neutral. This assumption has been shown 
to contribute very small errors to the measurement of carrier 
concentration for uniformly doped n type GaAs but may lead to large 
errors for shallow implanted Gaussian profiles. Another source 
of error lies in the capacitance measurements themselves. The 
depletion layer capacitance is not directly accessible and can 
be measured only in series with the resistance, of the undepleted 
portion of the epitaxial film. The measured capacitance C " is 
approximately given by
C" - ----- — ----- 330 , 2 2 2 ...
1+0) R C
where C is the true capacitance of the depletion layer, R the series 
resistance and w the measurement frequency. As long as ojRC remains 
small over a significant range of dc bias, accurate profiling is 
possible. Again this holds true for n type GaAs but may introduce 
errors for shallow implanted layers on semi insulating substrates.
In the case of the electrochemical C-V profiling apparatus there 
are further factors to take into account. The accuracy of the 
doping level determination depends upon knowing exactly the area 
of the Schottky contact. While this is well defined in the case 
of a metal contact there is a small error for the electrochemical 
Schottky due to deformation of the plastic sealing ring. Facilities 
exist to correct for this error in the equipment and it is known 
as the excess area correction. To achieve uniform electro­
chemical stripping it is important that the illumination is 
uniform over the sample during the stripping cycle. Again with 
normal care this is satisfactory. In measurements on "hi-lo"
VPE n type GaAs Ambridge et a l ^  have shown the short term area 
re-definition to be better than 2% and the reproducibility of the 
equipment over a wide range of carrier concentration was confirmed to 
be within 2%. They report in practice a profiling reproducibility 
of 2% over a period of many months.
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4.4.4 Cathodoluminesence.
The factors which define the intensity of the luminesence 
emission were presented in the description of
the technique. Basically the intensity is affected by the sample 
temperature, the radiative efficiency of the various transitions 
and the concentration of radiative and non radiative centres.
However the experimental conditions and sensitivity of the electronics 
of the equipment play a major part in determining the intensity 
of the detected signal. The energy of the primary electron beam 
and the luminesence signal amplification may be varied over a wide 
range, alight variations in the angle of inclination of the samples 
also effects the efficiency of collection of the luminesence.
However in the experiments by the author three samples were mounted 
on the holder in a single experiment and near identical settings 
of the primary beam and amplification were used. Many samples 
were studied and identical samples gave near identical results.
However the radiative efficiency of various GaAs samples is difficult 
to estimate as many factors combine to cause large variations.
The most valid interpretation of luminesence spectra is to compare 
the intensity of a detected peak to the intensity of the band gap 
luminesence for that sample. The technique is considered qualitative 
rather than quantitative and it is not possible to predict the 
sensitivity of the apparatus.
4.4.5 Auger Profiling Analysis.
The detected electron current due to an Auger transition is a 
function of many inter-dependent variables. The primary excitation 
beam energy together with the irradiated sample area and sample 
density; the concentration of the detected element and the escape 
depth of the Auger electrons all contribute to the sensitivity.
The surface roughness of the sample also affects the yield of Auger 
electrons and for insulators, such as Si^N^, charging problems may 
also occur. In achieving a profile through a considerable depth 
of a sample it is necessary to use ion milling to remove sequential layers. 
The sensitivity and accuracy of the analysis th° ~fore depends on achieving 
a smooth uniform crater during ion milling. If the resulting crater
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has a rough or tapered surface then interfaces between layers (such 
as the SigN^/GaAs interface) are diffuse with large errors in the 
resulting profile. The typical escape depth of an Auger electron 
is 10&, therefore only data from the sample surface is collected 
and the need for high quality ion milling or sputtering is emphasized. 
Provided adequate attention is given to these factors accurate 
profiles may be obtained. In the apparatus at BTRL a Varian 
cylindrical mirror analyser collects the Auger electrons. The 
signal is amplified by a channel plate electron multiplier operating 
in analogue mode and the differentiated form of the Auger transition, 
is displayed. The sensitivity of the technique is basically a 
comparison between the magnitude of the Auger peak to the noise 
of the system together with a factor which normalizes the Auger 
signal for the different elements. These aspects result in the 
following detection limits Si 1%, N 1.5%, Ga 1%, 0 ^%, As 1%.
These sensitivities may be improved slightly by various operational 
parameters such as a slower scan speed through the Auger energy 
spectrum. The complexities of Auger analysis results in poor accuracy 
for analysis of composition. The normal proceedure adopted to 
quantify the results is to compare the Auger peak-to-peak intensity 
to that of a standard sample or to use an alternative form of analysis 
to measure composition such as RBS. The accuracy of determining 
the composition therefore is poor and may be as much as 20% in 
error, however accurate information relating to the presence of 
small amounts of impurity is possible due to the sensitivity of 
the technique.
4.4.6 Electrical Assessment of Ion Implanted Samples - Hall Measurements. 
The main technique used for electrical assessment of ion implanted 
samples was Sheet Hall measurements followed by Hall profiling 
in the Automatic Hall Profiling Apparatus. The accuracy and 
reproducibility of Hall measurements depends on using accurate 
measuring meters to determine the voltage and current together 
with an exact knowledge of the magnetic field. A well defined sample 
with excellent symmetry is also essential to achieve accurate 
results. The author took part in a "round robin" exercise carried 
out by the CVD Consortium to assess the accuracy and reprodubibility 
of Hall measurements. Four different research establishments measured 
the same samples and the results were typically reproducible to within 
2%. These results are shown in table 16, those provided by the author 
are indicated with an asterisk.
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Hall profiling is also based on the Hall measurements and these 
have been validated. However in the Automatic Profiling Apparatus 
a depletion width correction is included in calculating the depth 
scale of the profile. This correction is derived from capacitance 
measurements and is therefore subject to the validity of the depletion 
approximation discussed in the errors of C-V profiling measurements. 
The effects of the non-validity of the depletion approximation 
may be considered using a parameter known as the Debye length C^) 
which is approximately given by
£ kT 
s
q2 (V V
2
  34
Where e is the semiconductor dielectric constant, k is Boltzmanns 
s
constant, T is temperature, q the electronic charge. The depletion 
approximation corresponds to assuming a zero value for the Debye 
length. In reality distances up to 5-6 Debye lengths are required 
to achieve complete neutrality. For shallow ion implanted profiles
this represents almost the half width of the profile. For example
16 —*3 o
at a doping level of 1 x 10 cm the Debye length is 400A. However
ignoring the effects of depletion may lead to even larger errors.
The series resistance problem also discussed in the C-V profiling
measurements may become a larger source of error for shallow implanted
samples. However by employing good sample design and by measuring
the phase anglef between the RF voltage and current through the
Schottky diode it is possible to determine whether or not the profile
is being distorted by series resistance effects.
Again for the Electrochemical Apparatus it is important that the 
etching of the sample is uniform to give accurate and reproducible 
results. As a test of the reproducibility of the equipment three 
low dose samples were taken from the same wafer and measured on the 
Hall profiling apparatus. Exactly co-incident profiles were obtained 
and the results are shown in fig 38.
+ this should be 90°.
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5 Discussion
5.1 Silicon Nitride Film Growth
The advantages and disadvantages of various encapsulants for GaAs were 
presented in the literature survey. The main difference between Si^N^ 
and SiO^ for this role was .identified as the fact that high 
quality Si^N^ was impervious to outdiffusion of Ga and As but SiC^ 
was not. Even so SiO^ has been extensively used by various workers 
to encapsulate GaAs for post implant annealing as it may be deposited 
at temperatures as low as 400°C by the CVD process. This dielectric 
may have advantages where group IV elementss such as silicon, have 
been implanted. In this case outdiffusion of Ga during annealing 
would help to balance the composition of the semiconductor as the 
implanted Si should reside on a Ga site in the crystal lattice. It 
was clear, however, for group VI elements such as Se which reside 
on an As site that a surfeit of Ga would be beneficial and therefore 
loss of Ga by out diffusion a serious disadvantage. While the CVD process 
allows Si02 to be deposited at temperatures as low as 400°C a much higher 
temperature is required to deposit CVD Si^N^, normally higher than 
650°C. Due to the decomposition of GaAs at these temperatures specialized 
methods of depositing CVD Si^N^. on GaAs are required. The first part of 
the work in this thesis was related to the development of a suitable Si^N^ 
encapsulation process for GaAs and a full characterization of its 
properties.
In view of the long term objective of developing GaAs integrated circuits 
there was a need for a semi-production facility which would be capable 
of \rtiole wafer encapsulation. This requirement lead to the development 
of the Semi-Automatic-Prototype-Deposition-Apparatus (SAPDA) for very 
rapid deposition of CVD Si^N^ (see section 3.2.1). The requirements for 
depositing CVD Si^N^ onto GaAs as an encapsulant are far different from 
those developed for use in silicon device technology. For deposition 
of Si^N^ onto silicon wafers slow deposition rates can be used, typically 
200&/min and the silicon wafers may be raised to the growth temperature 
and stable temperature conditions achieved prior to the active gases 
being introduced into the apparatus. This ensures the Si^N^ growth 
occurs at a defined temperature which may be as high as 950°C. In the 
case of GaAs, however, it was necessary to raise the wafers from ambient 
temperature to the growth temperature in the presence of the active
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gases and hence deposit the films rapidly at lOoX/s without
exceeding a temperature of 700°C. As these growth conditions for Si^N^ 
are unique to GaAs it was necessary for the author to confirm carefully 
the composition and properties of the films in comparison with those 
grown by the more usual methods employed in silicon technology. Parameters 
such as the gas mixture, growth rate and temperature together with the 
need to initiate the growth process from ambient temperatures may affect 
the composition and properties of the films.
The method of rapidly depositing CVD Si N, onto GaAs and the type of
3 4
apparatus required were originally described by Donnelly et al. Later,
during the course of this study, a further report appeared by Inada et al
describing another apparatus of similar design. These reports confirmed
that the growth conditions could be varied over a wide range. For example 
9
Donnelly used a gas ratio of 1:40:50 SiH^NH^:^ with a flow rate for
SiH of 25 cc/min. Which resulted in a growth rate of 55&/s at 700°C.
62
Inada et al used a ratio of 1:40:300, SiH :NH :N_ with a flow rate for
H j ^
SiH^ of 5 cc/min (a factor of five lower than Donnelly) and achieved 
a growth rate of 120&/s at 700°C. In the simple initial apparatus 
used by this author the gas ratio was 1:80:95 with a flow rate for SiH 
of 17.4 cc/min which resulted in a growth rate of 74&/s at 740°C.
In the SAPDA the conditions chosen were a gas ratio of 1:41:298 with 
a flow rate for SiH^ of 15 cc/min which gave a growth rate of 100&/s 
at 700°C. All of these gas flow conditions resulted in effective encapsulation 
of GaAs demonstrating the versatility of the rapid CVD method of 
encapsulation. In general the deposition characteristics of the SAPDA 
were similar to those reported by Inada et al, however, there were two 
differences. Firstly Inada et al reported that the growth rate levelled 
off at lOoX/s with the increase of temperature while in the SAPDA the 
growth rate increased to 180&/s at 750°C with no indication of any 
levelling off. Secondly the etch rate of the SI^N^ films showed a distinct 
change as the deposition temperature was increased; in the results of 
Inada et al this occurred at 600°C while for the SAPDA the effect occurred 
at 700°C. The levelling off of the growth rate observed by Inada et al 
may be a result of the low flow rate of gas used as evidenced by the 
report of only 5 cc/min of SiH^. The difference observed in the etch
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rate versus growth temperature results may depend on how the sample 
temperature is measured. The author found a discrepancy between the 
temperature recorded by the optical pyrometer which indicated 100°C 
higher than the indicated by a thermocouple embedded into the carbon 
strip. The optical pyrometer was assumed to be the more accurate reading 
as contact measurements by thermocouples suffer from the heat 
sinking effects of the head of the thermocouple itself 
and temperature gradients down the thermocouple wires. Both of these 
effects tend to decrease the temperature recorded. In deciding the 
final gas flow conditions to be used in the SAPDA the author took account 
of the following factors. It was established that the SiH^sNH^ ratio 
effected film composition with films grown at ratios greater than 1:20 
being stoichiometric. However excessive inclusion of hydrogen may occur 
at very high ratios, therefore a value of 1:40 was used which resulted 
in films with refractive index of 2.0. Close to the value defined as 
correct by Taft of 2.03. The rate of flow of nitrogen was used to control 
the growth rate to lOoX/Sec at 700°C.
5.2 Silicon Nitride Film Analysis.
The aims of the experimental work reported in this thesis concerning 
analysis of Si^N^ films was to confirm that rapidly deposited CVD Si^N^ 
was of the correct composition and of high quality free from impurities. 
These aspects of the film properties were investigated by Rutherford 
Back Scattering (RBS) and Auger profiling analysis. Gyulai et al had 
studied conventionally grown CVD Si^N^ by RBS and found that provided the 
ratio of NH3:SiH was greater than 20:1 films of the correct composition 
were grown. The RBS studies of this thesis confirmed an identical result 
for rapidly deposited CVD Si^N^. Sealy and Surridge"*^ also reported films 
of the correct composition grown by the rapid CVD method.
There have been several studies of S^N^ films reported during the work
of this thesis. The composition and impurities present in films grown
by CVD, plasma deposition and sputtering have been investigated using
62both RBS and. Auger profiling analysis. Inada et al have presented Auger 
profiles of rapidly deposited CVD Si^N^ on GsAs which showed the films 
to be of the correct composition with oxygen contamination only at the
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34film/semiconductor interface. Lidow et al reported using plasma
deposited Si^ N^ , films for encapsulation and for samples which had been
annealed at 1050°C outdiffusion of neither Ga nor As was detected.
In the experimental work of this thesis similar results were obtained for
annealing up to 929°C, however Ga outdiffusion was detected after
annealing at 950°C. Lidlow et al further capped the Si^N^ with As doped
SiO which may play a part in preventing outdiffusion to high
63temperatures. H J Stein et al has reported results of a comparison
between the composition and purity of >CVD Si^N^ and plasma deposited
Si^N^. Several percent of oxygen contamination was detected by Auger
analysis and the presence of up to .11% hydrogen contamination by
infrared absorption. Wh-Me CVD Si^N^ was confirmed to have the correct
ratio of silicon to nitrogen, plasma nitride was rich in silicon, also
the hydrogen contamination of plasma nitride was greater. In the
comparison made in this thesis between conventional and rapid CVD
SigN^ and plasma Si^N^ (section 4.2.2.2) the films were all found to be
of very similar composition. However the conventional CVD Si^N^ and
plasma nitride were obtained from the BTRL silicon processing laboratories
and the method of growth had been fully characterized, therefore it was
expected they would be of the correct composition. These results, however
did confirm the high quality and purity of rapidly deposited CVD Si^N^. The
hydrogen content of the rapidly deposited CVD Si^N^ w^s not determined as
neither Auger analysis nor RBS are able to detect this element. Inada et al
had reported an increase in hydrogen content as the NH^:SiH^ was increased
to very high ratios from infrared measurements on films one micron thick,
however, it is not possible to make measurements on thin films unless the
63multiple internal reflection technique of H J Stein et al is used. It was 
known therefore that hydrogen is present in rapidly deposited CVD Si^N^ 
and that it is removed by annealing at 900°C. This effect may explain the 
difference in etch rate noted by the author after annealing when the 
etch rate of the films decreased by a factor of three.
The results of the analysis of rapidly deposited Si^N^ films showed 
the films to be of high purity and free of detectable contamination and 
to be near to the correct composition. After elimination of the oxygen 
contamination detected early in the study thin films generally had a 
composition ratio of N:Si of 1.2 while thicker films (2000&) showed
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a value of 1.33. Therefore the rapid growth rate and the rapid
ramping of the growth temperature may be the cause of an initial silicon
57rich layer detected by the careful study of the Auger peak energy of
Si in the rapidly deposited CVD Si0N..j 4
5.3 Rapidly Deposited CVD Si^N^ As An Encapsulant For Epi-GaAs
The experiments on encapsulation and heat treatment of epitaxial n on
n+ GaAs reported in this thesis (section 4.2.4 and 4.2.5) embodied the
essential aim of high quality encapsulation, namely retention of electrical
and chemical properties of the semiconductor after high temperature
heat treatment. There have been reports in the literature of experiments
on the effects of heat treatment on epitaxial GaAs, usually in an epi-reactor
or in flowing hydrogen, however, the effects of encapsulation followed
by high temperature annealing have not been previously reported for
epi GaAs. The choice of doping level for these experiments was. important,
being a compromise so that the zero bias depletion width was not too
great, allowing the near surface to be profiled, yet low enough to detect
15 —3a significant loss of carriers. For example the loss of 5 x 10 carriers cm 
would cause the doping level to fall from 1 x 10 cm to 9.5 x 10 cm
which would be just' detectable, however, for a starting level of
17 -3 16 ”3
1 x 10 cm this would cause a fall to 9.95 x 10 cm which would not
be detected. The results in this thesis showed epitaxial GaAs could be annealed
at temperatures as hi^h/as 925°C for 15 min without adversely effecting the
carrier concentration or electrical properties of the material, although both
loss of carriers and material degradation occurred at 950°C. After
annealing at this temperature it was necessary to etch away only 0.6
microns to achieve a low leakage Schottky contact but the carrier
concentration was effected to a depth of 1.5 microns. The epitaxial GaAs
used for these experiments was sulphur doped which was known to diffuse
readily in GaAs, therefore some out diffusion of sulphur into the
encapsulant may have occurred.
The cathodoluminesence work gave some further insight into the effects
4-
of encapsulation and heat treatment on n on n epitaxial - GaAs. The main 
feature was the appearance of the broad peak at 1.36 eV which has been 
related in the literature to either out diffusion of Ga or the presence 
of Cu in the material. There was a significant increase in the intensity 
of this peak after annealing at 950°C when it rose to over half the
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band gap intensity. The observed fall in carrier concentration also 
occurred after annealing at 950°C and furthermore some outdiffusion 
of Ga was detected by Auger analysis after annealing at 950°C. In view 
of the Auger profiling results of this thesis the explanation seems 
confirmed that although trace amounts of Cu may have been present in 
the material, the major cause of the 1.36 eV peak was loss of Ga.
The effects on the material properties of increasing the anneal temperature 
were further studied by using very short anneal times of 3 minutes, 
in conjunction with measurements of carrier concentration and trap density. 
These results showed that annealing at 700°C and 800°C improved the 
properties of the starting material by reducing the number of traps 
without any change in carrier concentration. Annealing at 900°C seemed 
to activate the process whereby the 1.3 eV cathodoluminesence peak 
appeared, with no evident change in electrical properties, but «t 
950°C the material properties were degraded with a fall in carrier 
concentration and an increase in the trap density. These factors define 
the safe annealing temperature at 925°C for epi GaAs encapsulated with 
the rapid CVD Si^N^ grown in this study.
These results for epitaxial GaAs were very encouraging when considering the
annealing of ion implanted samples. /While the doping level chosen for the
16 —3
epitaxial GaAs was 1 x 10 cm t a peak doping level for an ion implanted
17 ""3 1-8 — o
sample normally lies between 1 x 10 cm and 2 x 10 cm Therefore a
loss of carriers at least an order of magnitude greater would need to 
occur before it resulted in a significant fall in the peak carrier
concentration. Inada et al^^ reported a fall in peak doping from
18 "“3 ' 18 —34 x 10 cm to 2 x 10 cm following annealing of Se implanted samples
at 950°C when oxygen contaminated rapid CVD Si^N^ encapsulation was used.
Therefore because of the higher doping levels generally encountered in
Se implanted .samples it should be possible to anneal high dose samples
up to 950°C.
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5.4 Selenium Ion Implantation
5.4.1 Introduction.
The main objective of the work presented in this thesis was to 
produce high quality implanted layers with the best possible electrical 
properties in order to examine the potential of ion implanted GaAs 
for the manufacture of FET devices and integrated circuits.
The importance of achieving excellent results is made clear in 
the following discussion.
There is a wide range of competing technologies for research scientists
to consider when new communication systems are being developed,
and it is not at all clear that GaAs can effectively compete against
6 c
silicon for high frequency gigabit integrated circuits. Bosch
has compared silicon integrated circuits with those of GaAs and
makes the following points. The switching process in a logic gate
of an integrated circuit consists basically of charging and discharging
a load capacitance via an "ideal” transistor switch which becomes
non ideal due to parasitic elements. Many of these parasitic elements
are the same for GaAs and silicon, such as the interconnect metallizations
and the capacitive load and these contribute the larger part to
the determination of the propagation delay of the circuit. However
charging of the load will occur faster for higher transconductance
of the FET. In this respect GaAs is far superior to silicon. The
transconductance of the FET is directly proportional to the mobility,.
and the mobility of electrons in GaAs is six times greater compared
65
with silicon. Bosch concludes that a complete clear cut picture
on the silicon versus GaAs issue is not yet available and he felt
silicon will be developed for gigabit electronics no less than GaAs.
Additionally there are other materials and structures to consider
as a -result of new technologies. High quality epitaxial layers can
now be grown using molecular beam epitaxy. This technique may be
used to grow thin conducting layers, or more recently high mobility
structures with alternate layers of GaAs and GaAlAs may be grown and
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used to make high performance FETs. Cappy et al compared the 
performance of Si, GaAs, GalnAs and InAs for submicron FETs by 
comparing the product of the mobility and carrier transit time for 
each of the materials. By this criterion GaAs and InP were 
similar and both were superior to silicon. On the other hand GalnAs 
and InAs are far superior to these materials. However in order to make
138
use of these materials it is necessary to solve the problem of 
producing good Schottky barriers or junctions for low band gap 
materials.
From this brief outline it is clear that for ion implanted GaAs
to compete effectively in the field of high speed integrated
circuits it is important that the best electrical properties
possible are achieved. Therefore it was vital to develop
high quality encapsulation and annealing techniques and to
achieve near to 100% electrical activation of the implanted
impurity together with high mobility. Hence in this study the
author concentrated on firstly developing the satisfactory encapsulant
previously discussed; secondly in the implantation section the
quality of semi insulating substrates was investigated, together
with the various factors which affected the achievement of high activation
an high mobility for exact low doses of implanted Se.
5.4.2 The Annealing Kinetics of Implanted GaAs
The experimental work reported in this study on the annealing kinetics
of Se ion implanted GaAs for both low and high doses (section 4.3.2)
enabled the author to compare his annealing results with previously
67reported experiments. Sansbury and Gibbons in 1970 reported the
variation of sheet resistance with anneal temperature for Si implanted
u8
GaAs. Kular et a' have recently reported similar data for GaAs 
implanted with a high dose of Zn ions. The results presented are 
almost identical in all three cases. The implantation process 
causes a fall in resistivity of the SI GaAs which then recovers 
to near the original value after annealing at 400°C in all cases. 
Measurable electrical activation of the implanted impurity commences 
after annealing at 550-600°C for high doses in all three cases 
and increases monotonically with increased anneal temperature.
For the low dose Se implants electrical activation measurable by 
the Hall technique occurred only after annealing as high as 850°C, 
however, similar annealing kinetics were monitored by resistivity 
measurements, although only for the sample implanted through a 
Si^N^ film. This comparison shows the annealing process in GaAs 
to be very similar for three different implanted ions and the ions 
considered here (Si, Zn and Se) represent a wide range of properties
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in their interaction with GaAs. Si and Se are n type dopants while
Zn results in p type activation. Si occupies a Ga site while Se
occupies an As site, and the atomic mass of these three ions also
covers a wide range from Si2g to Se^g. The general requirements
for the anneal temperature were discussed in the literature survey.
68Kular et al confirmed these requirements in their recent work on 
Zn implanted GaAs when an anneal temperature of 900°C resulted 
in the highest electrical activation and best crystallinity. The 
effects of anneal temperature on Se implanted GaAs are more fully 
considered later in this discussion after the following section 
on Semi Insulating Substrates.
5.5 Semi Insulating Substrates
During the experiments on annealing kinetics high annealing temperatures, 
up to 970°C, were used. The Sumitomo HB wafers used in this experiment 
proved to be unstable at the higher annealing temperature and gross 
thermal conversion effects were observed. The assessment of different 
annealing schedules using Sumitomo substrates revealed that for low 
doses the implant profile varied and was dependent on the anneal method 
and temperature. Similar substrate problems were widely reported for 
ion implantation and even for the epitaxial growth of n type layers on 
semi insulating substrates and these were presented in Section 2.5.
The work of this thesis on investigations of the variations caused by 
substrates (section 4.3.4) revealed similar results. LEC material gave 
reproducible results from ingot to ingot while HB ingots showed long 
tails on the implant profile with large variations from ingot to ingot.
The SIMS analysis which was carried out revealed an order of magnitude 
higher level of residual donors in HB ingots compared with LEC material.
World wide, a better solution to these problems was sought through extensive
investigations of Cr doped semi insulating GaAs which culminated in the
69first conference on Semi Insulating III-V Materials. In the two years
prior to this conference there had been many reports concerning diffusion
and redistribution of Cr in GaAs during heat treatment both with and
without the effects of implantation included. A major contributor to this 
70 71 72
work was C Evans * * who has used SIMS analysis to profile into
the surface layers of such samples and has quantified his results. In the 
study of Cr redistribution in Se implanted GaAs, considerable build up 
of Cr occurred both at the surface and at a depth equivalent to (Rp +&Rp) 
after annealing at 800°C, similar effects were observed for S implanted
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GaAs for both encapsulated and capless samples. The build up of Cr in
regions of high defect density supports the model that accumulation
at the surface was also related to this, as the surface is obviously
a source of vacancies. In a further study on boron implantation into
GaAs a build up of Cr at a depth a little greater than Rp was observed
with the creation of an associated region depleted of Cr. This effect
was clearly observed after annealing at only 500°C. Since it was
unnecessary to encapsulate for the low temperature annealing used the
effects of the encapsulant were eliminated. The authors concluded
that the exact driving force under these conditions cannot be
determined. Cr re-distribution has also been observed for laser
annealed GaAs samples when the anneal cycle was extremely short and
73
the samples were not encapsulated.
By the time of the first conference on semi insulating GaAs a model 
for thermal conversion had been postulated whereby accumulation of 
Cr occurred at the surface during annealing, exposing a residual level 
of silicon donors which were no longer compensated due to the 
redistribution of the Cr. The Si donors thus rendered electrically 
active have been measured by many workers, among them Favennec and 
Haridon,^ Huber et al an’ Asbeck et al. The measured conversion profile 
when added to the expected implant profile gave the experimentally 
measured result for an implanted sample in which thermal conversion had 
occurred. This model would explain the variations observed for the 
HB ingots which include the Sumitomo wafers used for the study of 
annealing kinetics and the substrates 5 to 10 in section 4.3.4.
The experimental work on Cr redistribution had been exclusively carried
out on material grown by the horizontal Bridgeraan method which is now
known to suffer from excessive silicon contamination from the long contact
time between the melt and the quartz boat during growth. This necessitates
the addition of a high concentration of Cr with the ensuing problems
of redistribution and thermal conversion. The alternative and now favoured
method of growing large SI GaAs crystals in the liquid encapsulated
Czochralski technique. In this method the crystals are pulled through
a layer of molten boric oxide which prevents d-ecomposition of the molten
77
GaAs. Thomas et al of Westinghouse Research Center reported the growth 
of 3 inch diameter crystals using the LEC method in a crystal puller 
purchased from Metals Research. Residual silicon levels were reduced
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to 1 x 10 cm and semi-insulating ingots could be grown without the
78deliberate addition of Cr (undoped SI GaAs). Fairman and Oliver of 
Rockwell Science Center also reported the growth of LEC SI GaAs again 
using a Metals Research crystal puller. The ingots could be grown from 
Si02 or PBN crucibles with equal success, although Cr additions were 
normally made. A comparison between the purity of HB and LEC ingots 
taken from this work is shown below in table 17.
TABLE 17
Si s Mg Cr Mn Fe B Crucible
LEC
HB
-3
cm 14
S x 10 
1 x 10 3
1 x 10i§
2 x 1016
-3
cm ^
2 x 10, ^
3 x 10 5
1 x 1 0 H
2 x 10
-3
cm 15
3 x 10,;: 
1 X 10
4 X loJ’f 
4 x 1014
-3
cm 14
4 x 10u  
2 x 10
4 x 10,7 
2 x 10‘
-3
cm 14 
9 x 10,7 
, «145 x 10
3 x 1014
6 x 10
-3
cm 15
1 x 10.r
2 x 10
2 x 1 0 «  
4 x 10
-3
/ Cmm 144 X 10u  
6 x 10
10
Si°2
PBN
SiO
SiO^
impurities Present In SI GaAs
These results show similar residual impurity levels compared with those reported
in this thesis in table 8 section 4.3.4. Samples 1 to 4 in table 8
were LEC ingots purchased from Metals Research, therefore the ingots
have been grown in identical crystal pullers and the similarity therefore
is not surprising. It is clear by comparing this recently reported
work with the investigation of substrate quality carried out in this
thesis that a correct deduction was made in deciding to use only LEC
material in subsequent studies. However the quality of LEC grown material
is not entirely reproducible and consistent* The test devised to monitor
LEC grown substrate properties for the work of this thesis was described
in section 4.3.5. For the ingots studied the electrical activation
of implanted Se varied from 63% (A300) to 87% (A326). The room temperature
2
mobility of the implanted layers varied from 4208 cm /Vs (A302) to 
2
4891 cm /Vs (A326). Mobility measured at liquid nitrogen temperature 
generally showed an increased value, however, two ingots (A004 and A306) 
showed a significant decrease.
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Mobility measurements at room temperature and liquid nitrogen temperature
are excellent indicators of the quality of an implanted layer. In
the case of measurements routinely carried out following a standard
implant then the results also reflect the quality of the semi insulating
substrate used. Generally the mobility of n type GaAs will increase
at liquid nitrogen temperature, however, there are various scattering
mechanisms which affect the mobility. The most significant of these
79for GaAs is the ionized impurity scattering which Wolfe et al have
studied and reported that measurements at liquid nitrogen
temperature minimized the contributions of scattering mechanisms other
than ionized impurity scattering. Their work included an empirical
curve of the impurity density expected for a given mobility measured
17 -3
at 77°K and the value reported for a doping of 2 x 10 cm was 
2 25000 cm /Vs (6500 cm /Vs if a screening factor is taken into account).
Most of the ingots studied in this thesis had a mobility which lay between
these values when measured at 77°K, although two ingots showed a fall
in mobility. The effect of ionized impurity scattering in reducing
the mobility emphasise the need to achieve near 100% electrical
activation of the implanted impurity. If a significant proportion of
the implanted Se is ionized but not located at correct lattice sites then
it would be expected to contribute to a decrease in mobility. Rode and 
80
Knight have reported measurements of mobility of n type GaAs carried out
at room temperature and have presented curves of mobility versus doping
level for a number of compensation ratios. Most of the empirical data
presented for n type GaAs showed a compensation ratio between 1 and 2.
1 7 - 3
Again for a peak doping level of 2 x 10 cm the expected room temperature
2 77
mobility is 4000 cm /Vs. Thomas et al report room temperature mobility of
2 ' 2 
4800 cm /Vs. for undoped GaAs pulled from PBN crucibles and 3700 cm /Vs
for Cr doped LEC GaAs demonstrating the effect of Cr on the room temperature
mobility. All of the ingots assessed in this thesis showed the expected
greater than 4000 cm /Vs»mobility at room temperature, which emphasizes
the importance of the liquid nitrogen temperature measurements to identify
good quality ingots. However the other feature of the required substrate
properties is the retention of high resistivity in those regions of
the substrate not implanted, particularly the surface. Extremely good
electrical properties alone are not sufficient. Again Thomas et a l ^  have
reported higher resistivity after annealing of SI GaAs for Cr doped, ingots (10
8 78ohm cm) compared with undoped ingots (10 ohm cm). Fairman and Oliver
also reported a high retained resistivity for both Cr doped and undoped ingots
9after annealing at 850°C (2 x 10 ohm cm). In the results of this thesis
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of 1 x 10 ohm/sq. This is not as high as the values reported above 
but it is satisfactory for device isolation. One of the ingots (A004) 
had a retained resistivity of higher than the average value
g
(1 x 10 ohm/sq). The reasons for the variation observed in the retained 
resistivity are not clear, however, the reported initial resistivity 
of the LEC ingots grown by Thomas et al and by Fairman and Oliver is 
higher than that of the LEC ingots purchased from Metals Research for 
the work in this thesis. The HB ingot in table 9 (0386) showed high 
mobility of the implanted layers but thermal conversion caused 
the retained resistivity to fall by three orders of magnitude to 
10 ohms/sq. This emphasizes the need to carry out measurements of retained 
resistivity, as well as the electrical activation of the implanted layer. 
These subtle variations in the quality of LEC SI GaAs are the subject 
of continuing investigations. The author has participated in a collaborative 
investigation for the past 18 months known as the CVD SISII exercise.
A number of research laboratories have co-operated in this investigation 
with the objective of establishing the properties which combine to result 
in high quality and reproducible LEC SI GaAs ingots for ion implantation.
5.6 The Effects of Substrate Temperature and Anneal Temperature on the 
Electrical Activation
The qualification of the SI substrates enabled the studies to progress
further into a meaningful investigation of the effects on the electrical
activation of the substrate temperature and anneal temperature. There
was a considerable amount of background information on the effects of
these parameters prior to the work undertaken in this thesis but
the emphasis of the previous work had been on increasing the peak doping
level achieved for higher dose implantation. A consistent study over
93a wide range of doses had not been reported, although Surridge has also 
studied the effects of these parameters. The intention of the work in this 
thesis was to study in more detail the effects on lower doses, although 
the higher dose work was included to establish the quality of the results 
as there are more published data.
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The values of electrical activation achieved in this thesis for a dose of
1 / —o
1 x 10 cm implanted at 200°C and annealed at 900°C resulted in a peak
18 “3doping level of'2.5 x 10 cm Donnelly reported the same peak doping
for an identical implantation experiment. Furthermore he showed that
the peak doping could be increased by raising the substrate temperature
18 —3higher during implantation but only to 3 x 10 cm (this was presented
in the literature survey). The LSS prediction of the peak doping for
18 “3 81this dose is 7 x 10 cm . Gibbons and Tremain predicted theoretically
that for n type GaAs increasing the impurity concentration from
17 -3 1 9 - 3
1 x 10 cm to 1 x 10 cm would only increase the measured carrier
16 —3 17 — 3
concentration from 7 x 10 cm to 9 x 10 cm due to degeneracy effects.
Therefore there is a theoretical prediction of the difficulty which
can be expected in achieving high peak doping levels by ion implantation.
82Furthermore very recently Christel and Gibbons have made further theoretical
predictions concerning disturbances to the crystal structure. For high
doses of Se implanted into GaAs stoichiometric disturbances of the GaAs
crystal will occur in the region of the implant due to variations in
the stopping effect of gallium and arsenic atoms. These effects result
in a build up of a peak of excess arsenic and excess gallium in the implanted
region, together with a non uniform distribution of gallium and arsenic
83vacancies and interstitials. Gamo et al have experimentally investigated 
the effect of substrate temperature during implantation for III-V compound 
semiconductors which include BP, InSb, GaP and GaAs. The lattice location 
of the implanted impurities and the crystal disorder were measured as 
a function of implantation temperature using RBS. A critical temperature,
T , was defined above which it was impossible for the substrate to become
amorphous. The critical temperature was found to be linearly related
to the melting temperature of the III-V compound according to the relationship
resulting in a value of 130°C for GaAs*
84
Williams and Austin studied implantation of GaAs at liquid nitrogen
13 -2temperature and found that a dose of 3 x 10 ions cm was required to ' 
form an amorphous layer. However, they emphasized that implants at room 
temperature and above did not result in high levels of disorder but that the 
regrowth which occurred at low temperatures (ie room temperature) resulted 
in poor quality crystallinity of the GaAs and subsequently requires 
a high annealing temperature to remove these defects.
When all of these facts are considered a logical explanation of the
effects of substrate temperature and anneal temperature emerge.
Achievement of high n type doping is difficult due to degeneracy factors,
local disturbances of stoichiometry of the GaAs crystal and to disruption
of the crystal lattice. It is disadvantageous to produce an amorphous
13 - 2
layer in the GaAs and a dose greater than 3 x 10 ions cm may be required
to achieve this. Amorphization can be avoided by raising the substrate
temperature above 130°C. Therefore it is logical that for high doses a
more efficient activation level is achieved by using an elevated substrate
temperature and a high annealing temperature. For low doses, less than
1 3 - 2
1 x 10 ions cm , the implantation process causes little crystal damage
and disturbance to the composition of the GaAs matrix and therefore
identical electrical activation is achieved regardless of the implant
conditions so long as the anneal temperature is high enough to fully
activate the implanted impurity (850°C). The results presented in this
13 -2thesis (section 4.3.6) show that a dose of 1 x 10 cm was the
demarcation point between equivalent results for ambient and elevated
substrate temperature during implantation. It is not perhaps co-incidental
84
that the same dose was identified by Williams and Austin to be that 
which caused just detectable damage to the GaAs crystal.
When the Hall profiles of the samples implanted with a low dose at room
1 2 - 2temperature (5 x 10 cm ) were compared with samples implanted at 200°C, 
a significant diffusion of Se was observed for those samples implanted 
at elevated substrate temperature which was independent of the annealing 
temperature. The peak doping of the samples implanted at ambient 
temperature was that predicted by the LSS theory while the diffusion effect
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associated with the elevated substrate temperature implants resulted
33in a lower peak doping and longer tail. Donnelly had reported
earlier that the inclusion of a diffusion factor in the value of Rp
gave a better fit to measured Se profiles but the diffusion was not
related to substrate temperature alone. He reported that some enhanced
diffusion due to defects may take place during implantation, but in
GaAs more pronounced diffusion usually takes place during the high
85temperature anneal. Lidow et al studied the diffusion of implanted
15 —2Se using SIMS analysis but only for high doses (1 x 10 cm ). The Se
distribution, measured prior to annealing, was dependent on the substrate
temperature during implantation. The amount of Se diffusion which had
occurred was directly related to the substrate temperature up to a value
of 500°C and during normal annealing no additional re-distribution
or diffusion of the Se occurred. It was necessary to anneal at 1000°C
for 3 hrs to cause diffusion of Se to be detected, while under normal
conditions annealing does not exceed 900°C for 15 mins. Very recently 
8
Wilson and Jamba have reported further information relating to these
effects. Implants of Ga and As were used to amorphize the surface of
GaAs crystals which were then Se implanted. They found that
re-distribution and diffusion of Se occurred only for those samples
which had not been amorphized. They concluded that sharper implant
profiles may be obtained by amorphizing the GaAs samples and therefore
the Se implants probably redistribute by interstitial migration, but
only in crystal channels. The author of this thesis has carried out
a recent experiment which confirms this theory. A wafer which had
been implanted with a low dose of Se was further implanted with
13 -2
krypton ions to a dose of 1 x 10 cm prior to any annealing. During 
the Krypton implantation one half of the wafer was masked from 
exposure to the beam by a metal plate. After annealing Hall profiles 
from both halves of the wafer were identical. This confirms 
that the re-distribution or diffusion of the Se occurs only during the
8
implantation process and tends to confirm the theory of Wilson and Jamba 
that it is associated with partial channelling.
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5.7 Electrical Activation Achieved for Very Low Dose Se Implantation,
12 -2For very low doses, less than 5 x 10 cm , the work in this thesis
demonstrated a fall in activation which resulted in a constant value between the
implanted dose and the electrically activated impurities following annealing.
1 1 - 2These differences were 6 x 10 carriers cm at an energy of 400 keV
12 —2 38
and 1.5 x 10 carriers cm at 200 keV. Liu et al have reported that
for Si implantation into SI GaAs a cut off dose was observed below which
no detectable activation occurred. The value of this cut off dose varied
from ingot to ingot. Low dose Se implants have been routinely used
87
in the development of GaAs integrated circuits by workers at Rockwell Labs
They have reported a sheet resistance of 2500 ohm/sq for an implanted
12 -2 2 
dose of 2.2 x 10 ions cm . If a mobility of 4000 cm /V is assumed the
11
active sheet carrier concentration is only 6.25 x 10 carriers 
-2
cm , a further report of low electrical activation for a low
88
dose implant. Very recently Yamazaki et al have reported a similar
fall in activation for low doses of Si implanted into Cr doped and undoped
12 ~2 13 -2LEC SI GaAs. For the dose range of 3 x 10 cm to 1 x 10 cm the electrica
12 -2
activation was 50% but for doses below 2 x 10 ions cm the electrical
activation fell to only 10% in a similar manner as reported in this 
89
thesis. Favennec , however, obtained an electrical.activation near to
60% for sulphur implanted into a high quality epitaxially grown buffer
12 “2layer at an energy of 300 keV and a dose of 1 x 10 cm . Therefore
these results imply that again the quality of the substrate plays an
important role. There are, however, two further factors to consider.
Firstly a depletion region always exists at the surface of an implanted
sample due to the presence of surface states. If surface states pin
the Fermi level at the surface in the forbidden gap then carrier depletion
occurs in the region below the surface. Depleted carriers become trapped
in immobile surface states and do not contribute to the electrical
conductivity and hence the Hall voltage. The second factor to consider
is the absolute accuracy of the implantation dosimetry at these low 
90
levels. Hemment has discussed the problems of dosimetry control considering
the effects of such factors as secondary electron emission and back 
scattered ions and these problems are exacerbated for high energy 
implantation with heavy ions. Electrical activation near to 100%, however,
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13 ~2 12 -2was obtained for the dose range 1 x 10 cm down to 5 x 10 cm an
11 -2
the extrapolation down to 8 x 10 cm which is less than one order 
of magnitude. The fall in activation observed therefore cannot be due 
totally to control of dosimetry. There are probably two main contributions 
to this effect: compensation by other impurities present in the 
substrate; depletion of the profile due to the presence of the free surface. 
However there are more complex aspects associated with compensation.
If it were a compensation mechanism alone then it should be more severe 
for the higher energy implant as the profile is broader and therefore 
more compensating centres would be included. However at the lower energy 
of 200 keV the implant profile is nearer to the surface, in which case the 
depletion effects may be more severe. The falls observed in peak 
doping levels of the Hall profiles are not as great as would be expected
(table 11 section 4.3.7). A uniform distribution of compensation centres
11 -2 17 -3
equivalent to a level of 6 x 10 cm results in 4.6 x 10 cm centres,
while the fall in peak doping compared with the LSS prediction, was only 
16 —3
2-3 x 10 cm at an energy of 400 keV. When a Schottky barrier is
present the effects of depletion on the Hall profiles can be clearly
observed. For low doses more than half of the complete profile is depleted;
for example for an implant of energy 200 keV and dose 3 x 10 ions cm* '
the depletion extended just passed the peak of the profile (fig 32b).
In a careful experiment the author carried out sheet Hall measurement
on a batch of samples implanted at an energy of 225 keV with a dose 
12 —2of 2.2 x 10 cm with and without the presence of the
liquid-Schottky-barrier-electrolyte. The sheet carrier concentration
1 2 - 2
without the Schottky electrolyte was 1.18 x 10 cm (with a standard
11 -2
deviation of 7.0%) and with the electrolyte present was 9.65 x 10 cm
The difference between the two conditions in terms of sheet carrier
11 ”2
concentration is only 2.15 x 10 cm . This result tends to indicate 
considerable depletion is already present due to the pinning of the 
Fermi level at the surface prior to the presence of a Schottky barrier.
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5.8 Transient Annealing.
54Surridge and Sealy were the first to report a transient annealing technique 
and this was described in section 3.4.5. Electrical activation equivalent 
to that achieved by furnace annealing was obtained. In the work by 
this author (reported in section 4.3.3) it was found that furnace 
annealing resulted in higher activation and better uniformity. The 
substrates used, however, were HB grown Sumitomo grade 4 which was shown 
subsequently to be unsatisfactory and to undergo thermal conversion.
Therefore in the work on very low dose implantation when LEC SI GaAs was 
used the transient annealing technique was again assessed by this author.
In this case identical electrical activation was achieved for both in-situ 
and furnace annealing. Further results were obtained in the collaborative 
study on electron beam annealing (appendix 3). Using this method of annealing 
it was found that electrical activation equivalent to furnace and in-situ 
annealing could be achieved in only 5 seconds provided high enough beam 
power was used, although shorter times than this resulted in lower 
activation. The electron beam annealing method can be described as 
equivalent to a transient thermal anneal as melting does not occur 
and only thermal effects are thought to be involved. The in-situ annealing 
technique was also used by this author for whole wafers which were subsequently 
processed into integrated circuits. Measurement of the device 
parameters on these wafers showed extremely good uniformity. Transient 
annealing gives results equivalent to furnace annealing with no detectable 
differences in the profile shape or electrical properties of the layers 
and confirms the statement of Seal^that at higher temperatures annealing 
is extremely rapid. Therefore the final conclusion is that in-situ 
transient annealing is a satisfactory technique for annealing Se implanted 
GaAs with the practical advantages of being rapid and that it can be 
carried out in the Si^N^ deposition apparatus immediately following 
encapsulation.
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5.9 The Use of Se Implantation in the Fabrication of GaAs Integrated 
Circuits
The implantation requirements for GaAs digital integrated circuits are 
considerably more stringent than those for discrete FETs and the most 
exacting test of the control achieved over Se implantation in this work 
came in its application to the development of GaAs digital integrated 
circuits. Often in the fabrication of discrete FETs the implanted channel 
layer is tailored by chemical etching, however, this is a difficult 
and time consuming method and can lead to non uniformities of up to 
23%. Such a variation in device characteristics would result in a significant 
fall in yield of integrated circuits. One of the chief advantages of ion 
implantation lies in the uniformity and reproducibility of the process and to 
resort to chemical etching to tailor the implanted layer removes these 
advantages. Therefore there was a need to eliminate
chemical etching of the layer by achieving exactly the required layer by
96implantation. The computer programme developed by McIntyre and Hamilton
enabled the dose and energy required to be predicted and, together with
the control over dosimetry and electrical activation which was achieved
by the experimental work reported in this thesis, it was possible to
achieve this objective. A further advantage which resulted from the
use of the exact low dose required were the improvements achieved in
the mobilities of the layers. For example in the Hall profiles of fig
2
33 a mobility of 3200 cm /Vs was measured for an implanted dose of
1 2 - 2  12 -2 '5 x 10 ions cm while for a dose of. 2 x 10 cm a mobility of
2
4500 cm /Vs was achieved. The mobility of the implanted layers on actual
2
integrated circuit wafers was typically 4500 cm /Vs.
Many laboratories, particularly in the USA have also developed GaAs
ion implanted digital integrated circuits in the same period. Van Tuyl 
47et al of Hewlett Packard successfully developed Se implantation into
high purity LPE buffer layers rather than directly into SI GaAs substrates.
The Se ions were implanted at an energy of 500 keV with a dose of
12 -24.5 x 10 cm , the substrates were raised to 350°C for implantation
and the post implant anneal was at 850°C with a Si-N, encapsulant.
3 4
The resulting layers showed 70% electrical activation with a peak doping
1 7 - 3  2
of 2 x 10 cm and a mobility of 4500 cm /Vs. These conditions resulted
in a rather high value for the pinch off voltage of the devices and
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would result in a higher power consumption than the circuits finally
developed from the work of this thesis. Rockwell labs have presented
many reports describing the development of their sophisticated GaAs
91
digital integrated circuits. A combination of dry etching processes
for dielectric films and photolithography are used to define the circuit
patterns and result in a completely planar process. They report the
low dose channel implant to be the most critical step when Se ions are
implanted through a Si n film at an energy of 400 keV and a dose near 
12 -2to 2 x 10 ions cm . To achieve excellent reproducibility and uniformity
a rigorous substrate selection process is used. Even so it was necessary
to adjust the dose for each wafer to a level determined from a test
run on a small sample of the same wafer. This is obviously a more laborious
method than the technique advocated in this thesis of using computer
analysis together with the predicted activation. However the reproducibility
of the electrical activation required relates, to some extent, to the
design of the integrated circuit. It is anticipated that the capacitor
coupled logic design of BTRL, together with the smaller circuits of
up to 64 transistors which are envisaged, will allow a greater
variation in device parameters. In a comparison of circuit design
92Livingstone and Mellor showed for similar propagation delay the 
capacitor coupled logic circuit could tolerate a pinch off voltage as 
large as -3.5V compared with -2.75V for the conventional approach. The 
channel implant used by Rockwell is always implanted through a Si^N^ film. 
Experimental studies in this thesis (section 4.3.9) investigated the 
effect of implanting through Si^N^ films and showed a linear variation 
in pinch off voltage with film thickness of IV per 335&. Rockwell 
report the film thickness required to be near 1000&, also with a linear 
variation of pinch off voltage with film thickness of 3 mV/&, an identical 
value to that determined in this work. However variations in substrate 
quality may cause discrepancies from this value and Rockwell do adjust 
the conditions of the experiment from wafer to wafer specifically to 
achieve a reproducible value for pinch off voltage of 1.0V. A further 
advantage of implanting at high energy through a Si^N^ film may be the 
lower peak doping achieved due to the higher value of Rp associated 
with the higher energy.
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Much development has gone into finding easier methods for defining the
one micron geometry required for GaAs integrated circuits. For example
the dielectric assisted lift off method, developed by Rockwell, results
48in a truly planar structure while Beth et al used epitaxial GaAs grown on 
a SI substrate and reported a method of achieving a planar structure 
using boron implantation. The resulting damage caused the epi-layer 
to become semi-insulating and therefore active device areas could be 
isolated. In this thesis two development techniques were assessed and 
used to fabricate a small number of integrated circuits. Discrete 
implantation of the active device areas was carried out and the technique 
extended to two levels of implantation. Studying the implanted wafers 
by infrared microscopy confirmed satisfactory alignment had been achieved. 
This development removes the need to mesa etch the layer, thus eliminating 
the only wet chemical process step in the integrated circuit technology, 
and gives a planar structure.
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6 CONCLUSIONS
The major emphasis of this thesis concerned the study of the electrical
activation achieved for low doses of implanted Se. The initial work
on Se implantation into SI GaAs confirmed the CVD Si N, to
3 4
be an excellent encapsulant. The early results quickly confirmed the
expected annealing kinetics for implanted samples and identified the
problem caused by variations in the quality of the semi-insulating
substrates. The studies of semi-insulating substrates qualified these
effects and identified the clear superiority of LEC substrates over HB
substrates in achieving reproducible ion implantation results.
Further studies on substrate quality demonstrated the still existing
variations which could be expected. The work on low dose Se implantation
demonstrated excellent control and reproducibility over this difficult
technology. The effects of both substrate temperature and anneal
temperature were^investigated and it was found that below a dose of
1 3 - 2
1 x 10 ions cm equivalent results were obtained under all conditions 
provided the anneal temperature was 850°C or more. Above this dose, 
however, it was confirmed that elevated substrate and anneal temperature^ 
resulted in better electrical activation.
In addition the following was achieved. An automated equipment was
developed for coating 3 cm diameter wafers with rapidly deposited CVD
Si^N^ films. Analysis of the films showed them to be of near stoichiometric
composition with properties equivalent to conventionally deposited CVD
Si^N^. Auger profiling of the films deposited on GaAs substrates
showed the early films to be contaminated by oxygen and this resulted in
some outdiffusion of Ga. After elimination of the oxygen contamination
samples could be annealed to 925°C before Auger analysis identified any
degradation of the dielectric film /semiconductor interface. The study of
the effects of high temperature heat treatment of encapsulated epitaxial 
"I"
n on n GaAs revealed that the properties of the material could be 
improved by annealing up to 800°C by reducing the number of traps present. 
Annealing as high as 925°C could be accomplished without in any 
way degrading the material properties, however, annealing at 950°C resulted 
in a fall of the carrier concentration and the presence of a broad peak 
with a radiative energy of 1.36 eV in the cathodoluminesence spectrum.
This peak was associated without diffusion of Ga.
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fThe work of this thesis has enabled ion implanted GaAs digital 
integrated circuits to be successfully manufactured in an "on-going" 
development programme at BTRL. The FET device characteristics may be 
predicted, before implantation and annealing, from a computer analysis 
of Hall profiles. The author sees no reason why the principles outlined 
in this thesis may not be applied to other implantation programmes on
III-V compounds such as InP or GalnAs in the development of either 
discrete devices or integrated circuits manufactured from these materials.
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APPENDIX 1
SEQUENCE OF STEPS FOR CVD Si-N, DEPOSITION
3 4
1. Load wafer onto the carbon strip. Replace the reactor 
chamber and secure.
-3
ii. Evacuate with sorption pumps for 5 min to 5 x 10 torr.
iii. Switch on variac 1 preset to 35V on the digital read
out to heat the strip to 200°C.
iv. Check temperature controller setting and preset variac
2 to 112V on the digital read out.
v. Change over to pumping the reactor chamber with the liquid
_ 6
nitrogen trapped diffusion pump for 15 min to 5 x 10 torr.
vi. Gas pressures were preset to 5 psi and flows were preset on 
the flow tubes using the flow-to-waste facility.
(588 cc/min) N^ 9 (1900 cc/min) 5% SIH^ in N^ 2 (312 cc/min)
N^ 9 (1900 cc/min).
vii. Back fill the chamber with nitrogen by selection of the 
appropriate switch on the Gas Control Panel. The exhaust 
valve remains closed.
viii. Set NH^ flow to reactor chamber together with N^ for
3 mintues. 5% SiH, was then added to the flow for 3 minutes.
4
ix. Initiate the deposition cycle by switching to variac
2, preset at 112v. The strip heats to 700°C in 7 s when 
the Eurotherm controller holds the temprature at this level 
while film growth proceeds atM.00A/s.
x. Switch off variacs after growth time has elapsed 10 secs. 
Cancel NH^ and SiH^ flow leaving to flow through the chamber 
while samples cool for ~ 5  minutes. Switch off and remove 
wafer.
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The multiply scanned electron beam m ethod has been applied to annealing selenium 
implanted gallium arsenide. T he conditions necessary to give good electrical activation 
and mobility have been established for doses from 5 X 1 0 12 to lX lO 14 ions cm -2. 
Partial activation was achieved in uncapped samples for doses of 1X 1013 cm -2 and 
greater. However, to  achieve higher activation o f these doses, and significant 
activation o f low doses, encapsulation with Si3N 4 was necessary. It is shown that rapid 
electron beam annealing lasting only a few seconds gave equivalent results to 
conventional furnace annealing methods.
PACS numbers: 61.70.Tm, 72.80.Ey, 79.20.Kz
The implantation of dopants and the annealing of gal- 
i arsenide are important aspects o f the production of 
As field-effect transistors and GaAs integrated circuits, 
lenium is a common n-type dopant in GaAs,1 and is used 
th for the active channel of field-effect transistors and 
r ohmic contacts to sources and drains. Conventional 
thods of annealing selenium implants are either furnace 
ating of wafers capped with Si3N4 or heating o f uncapped 
fers in an arsine atmosphere, to avoid thermal decompo- 
'on of the substrate.
Multiply scanned electron beam annealing has been 
plied previously to ion implants in silicon, germanium, 
d silicon-on-sapphire.2 Successful regrowth o f implant- 
aged layers and good electrical properties have been 
tained.3 The aim of this letter is to  demonstrate the ex- 
sion of electron beam annealing to  capped and uncapped, 
enium-implanted gallium arsenide. The thresholds of 
ealing, damage to uncapped samples by decomposition, 
d damage to capped samples have been established under 
nge of beam parameters. It has been shown previously4 
t low dose silicon implants can be annealed with good 
ivation in uncapped gallium arsenide. A set o f experi- 
nts has been performed for a dose range o f selenium 
plants from 5X 1012 to 1014 cm -2 and suitable electron 
am annealing conditions are described for both  capped 
d uncapped GaAs.
Selenium ions were implanted at an accelerating voltage 
400 kV into polished (100) semi-insulating GaAs wafers 
ng a nonchanneling direction. The substrate temperature 
s maintained at 200 °C during im plantation, and doses 
5 X 10 12, 1013, and 1014 ions cm -2 were employed. The 
terial used was mainly liquid-encapsulated Czochralski 
led semi-insulating GaAs, either Cr-doped or undoped; 
wever, in some early experiments boat-grown, Cr-doped, 
ot material was used. After im plantation, the wafers 
re cleaved into 6 X 5-mm chips, and some were coated 
both surfaces with rapidly deposited chemical vapor de- 
ition Si3N4 to a thickness o f ^ 8 5 0  A.
Both capped and uncapped samples were annealed in
vacuum by rapid multiple scanning of a 20-keV electron, 
beam, so that the beam power was deposited uniformly 
over a fixed scanned area.5 A constant exposure time of 
five seconds was used. The beam current was varied to 
change the power density. The calculated thermal cycle 
typically experienced by a chip is plotted in Fig. 1 for 
beam power densities of 20 and 60 W cm -2 with exposure 
times of 5 and 1 sec, respectively. The curves show the 
possible heating rates and the total thermal cycles which 
can be achieved by this method. Although power density 
and exposure time specify annealing'conditions, the results 
must be interpreted in terms of the complete thermal cycle.
The temperature of the chip remains essentially uni­
form throughout its bulk, since the diffusion time of heat 
through the thickness is only a few milliseconds, which is 
much shorter than the total exposure time. The specimens 
were not heat sinked during exposure, so that electron beam 
incidence from either the implanted or the reverse face of 
the chip resulted in virtually the same thermal history and 
activation.
20 Wcm'1JQ00
60 Wcm'J
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UJcr
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FIG. 1. Graph o f  calculated temperature against time for GaAs, elec­
tron beam annealed at (a) 20 W c m '2 for 5 sec, and (b) 60 W c m '2 
for 1 sec.
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mples, which were then spike annealed to  460 °C in a re- 
ucing atmosphere. Sheet measurements of electron con- 
ntration and mobility were made, and those samples 
hich showed significant activation of the implanted ions 
ere analyzed further. Low-dose-implanted samples were 
attemed in a Van der Pauw mesa structure and profiled in 
pth using differential Hall measurements in an automatic 
ectrochemical Hall profiling apparatus.6 Higher dose 
iples were profiled using a Schottky barrier contact, 
d C-V measurements were combined with electrochemical 
ripping in a similar automatic apparatus as Ref. 6. The 
rfaces of samples were examined before and after anneal- 
g, to check for any changes in appearance and irregulari- 
es on the polished face usingj^omarski differential in- 
rference contrast microscopy and scanning electron 
croscopy (SEM). Further tests on the condition of the 
rface were carried out using energy-dispersive analysis 
x-rays (EDAX) in the SEM, large-area electron channel- 
g in the SEM, and backscattering spectroscopy using 1.5- 
eV He+ ions. The aim of these analyses was to check 
r effects of electron irradiation on stoichiometry and 
pography.
The measured values of sheet carrier concentration and 
eet mobility are plotted in Fig. 2(a) and 2(b), respectively, 
functions of electron beam power density, for the three 
lenium doses, 5 X 10n , 1013, and 1014 ions cm -2 . At 
w e-beam power densities, no activation is observed, but 
ce the threshold of annealing is reached, improvement in 
th activation and mobility is seen with rising power 
nsity. Figure 3 shows two differential Hall profiles of 
rrier concentration and mobility, measured using an 
ctrochemical method, for the capped 5 X 1012-cm-2 im- 
anted specimens exposed with electron beam power den­
ies of 22.5 and 25 W cm -2 . These profiles show the rise 
activation and mobility with increasing power density, 
e profile for the 25-W cm -2 anneal is almost identical 
that from a control sample annealed in a furnace at 
0 °C for 30 min, and the profile also agrees well with the 
dhard-Scharff-Schiptt (LSS) projected range statistics, 
e low-dose samples showed no significant activation at 
ose power densities low enough to  avoid decomposition o f 
pless GaAs, but full activity was obtained from capped 
pies, with a sheet mobility o f over 4  300 cm2/V sec. Car- 
r concentration profiles for both capped and uncapped 
pies implanted with 1013 and 1014 ions cm -2 also corn­
ed well with their LSS theory profiles. The best sheet car- 
r concentrations and mobilities o f  capped samples were 
7 X 1012 cm “2 and 2 700 cm2/V  sec for the lower dose, 
d 6.2 X 1013 cm “2 and 1 600 cm2/V sec for the higher 
se.
EDAX experiments showed that the gallium rarsenic 
io remained roughly 1:1 for beam power densities up to 
18 W cm -2 on uncapped samples. Above this power 
nsity, small globules of gallium were detected and identi- 
d on the surface of the material. Large-area (3 mm 
are) electron channeling patterns confirmed that the
1*10 -
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FIG. 2. (a) Sheet carrier concentration and (b) sheet mobility 
plotted against power density for 5-sec electron beam anneals o f  
selenium implants o f  5 X 1013, 1 X 10 13, and 1 X 1 0 14 c m '1 in 
GaAs. Regions I-IV are shown (see text).
crystalline quality of the undissociated samples was good 
after annealing, bu t the amount of initial structural damage 
after implantation was small because the implants were 
done at a temperature o f 200 °C. Backscattering 
spectroscopy with 1.5-MeV He+ ions showed that there 
was low initial damage after implantation, even for the
1x10
—  25 Wcm'2
—  22.5 W cm'
‘e
I  1 xIO1 ►—«<ccfr—z
UJUJ
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FIG. 3. Differential Hall measurement profiles o f  carrier concen­
tration and mobility on GaAs implanted with 5 X 1 0 13 Se ions cm '3 
at 400 keV, capped and electron beam annealed at 25 and 22.5 W 
cm '3 for 5 sec.
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ecimens from either the polished or unpolished face of 
planted samples produced no significant differences in 
ectrical activity or surface damage.
The results show that implant activation over a wide 
nge of selenium doses in gallium arsenide can be achieved 
a beam annealing technique. For interpretation, the 
rves in Fig. 2(a) and 2(b) have been divided into distinct 
gions, I-IV. In region I, the maximum temperature 
ached was too low for electrical activation of any of the 
plant doses, and no surface degradation was detected 
r the five second anneals. Region II covers the conditions 
en activation was observed in uncapped samples without 
y noticable damage at the surface. The threshold power 
nsity for annealing both the-1013- and 1014-cm-2 doses 
~  16 W cm-2 , when activation was first measureable. 
e electrical properties improved with increasing power 
nsity, with the highest activation for no significant sur- 
ce damage being ~ 40% for the 1013-cm-2 dose and 
25% for the 1014-cm-2 dose. There was no electrical 
tivity from the lowest dose, 5 X 1012 cm -2 , in uncapped 
mples until power densities high enough to  cause dis- 
ciation at the surface were reached.
Within region III, encapsulation of samples is necessary 
avoid degradation of the semiconductor surface during 
ealing. Full activation of both the 5 X 1012- and 1013- 
~2 doses was achieved by the electron beam annealing 
capped samples, and over 35% activation was obtained 
the 1014-cm“2 dose. The sheet mobilities for the capped 
eals were as good as can be expected from conventional 
ealing. For the 1014-cm-2 dose, it was possible to 
se the electrical activity of the implant to  ~ 6 2 %  by 
sing the beam power density into region IV when the 
3 N4 film began to fail by the creation of small craters in 
e surface of the GaAs, although the cap was still largely 
act.
A feature of the results (Fig. 2) is the decrease in the 
e of activation obtained with increasing power density 
the implant dose is increased. The shapes o f carrier con- 
tration profiles for all the doses were as would be ex- 
cted from good furnace-annealed samples, with the a 
ak active ion concentration of ~ 2  X 1018 cm -3 for the
sona pnase annealing. Ail mese results were ooiainea lor 
exposure times of 5 sec, which is less than one hundredth 
of the time for normal furnace annealing. The short time 
of electron beam annealing reduces the unwanted redis­
tribution of impurities, which is a major factor in the 
degradation of GaAs substrates by heat treatm ent. For ex­
ample, some samples of 1013 ions cm -2 implanted in 
Cr-doped material exhibited gross thermal conversion after 
furnace annealing, whereas there was no evidence of con­
version for the e-beam-annealed substrates.
Despite the short times, used in e-beam anneals, it 
was not possible to  achieve fu ll  activation in uncapped 
samples for any dose of selenium. It was not possible to 
win, with regrowth o f implant damage, over the competing 
process o f surface dissociation. This may be compared 
with the results o f annealing low-dose silicon implants in 
uncapped GaAs, which activated with good mobilities 
without surface degradation. Silicon, unlike selenium, 
occupies gallium rather than arsenic sites when acting as a 
donor, and the nature and extent of implant damage is 
different from the two ions, which may explain the dif­
ferences in annealing.
Preliminary experiments using very much higher 
electron beam power densities for shorter times [curve 1(b)] 
but reaching the same peak anneal temperatures as in 5-sec 
anneals [curve 1(a)] resulted in lower activation. There 
are indications, therefore, that both time and temperature 
of annealing are significant.
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APPENDIX 4
SPECIFICATION FOR SEMI-INSULATING GALLIUM ARSENIDE WAFERS - 3 12 80 
SPECIFICATION CIL/BTRC/2
The following document is a specification agreed upon by the British 
Telecom Research Centre for semi-insulating GaAs wafers to by supplied 
to this specification by Cambridge Instruments Limited.
PHYSICAL DIMENSIONS
Diameter 
Thickness 
Taper 
Bow
Surface flatness
Orientation 
Flat 
Number
POLISHED SIDE
The polished side of the substrate shall have a haze free, high contrast 
mirror finish with no visible surface irregularities eg pits, orange 
peel, dimples, etc, when viewed by eye under fluorescent lighting.
slices to be free of particles after nitrogen 
blow
slices to be free of chips and cracks 
BACK SIDE
The plain (unpolished) side of the substrate shall have a smooth etched 
surface finish and shall be free of saw marks.
Cleanliness
Chips
30 mm + 0.1 mm 
350 microns + 12 microns 
<10 microns 
<10 microns 
(measured held down on an optically flat 
vacuum chuck) 10 microns over wafer 
(100) + 1 °
<110> + 1 °  10 mm + 1 mm long 
Wafers to be numbered from seed to tail 
end of ingot
Cleanliness - free of foreign particles.
MATERIAL CHARACTERISATION
The material to be supplied is produced by the Direct Synthesis Czochralski 
technique which results in high purity material such that without the 
addition of extra dopants high resistivity semi-insulating material 
is obtained with the following characteristics.
1. E.P.D. to better than lO'Vsq cm and to be the average of 5 points 
ie 2 mm from each edge, half radii, and middle.
The EPD is to be measured on a typical slice at seed and tail ends of 
the ingot by the supplier and the information reported to the British 
Telecom.
2. Resistivity to be greater than 10^ ohm cm. The resistivity to
be measured by the supplier and the information reported to the British 
Telecom.
The above characteristics also apply to Chromium doped wafers.
PACKAGING
The slices to be packaged in Fluoroware individual wafer shipping trays 
made of natural polypropylene part No. H22-15 series. These to be provided 
to the supplier by British Telecom.
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ABSTRACT
Uniformly ion implanted semi—insulating wafers of gallium arsenide are 
desirable if the material is ever to he used for high yield integrated 
circuit manufacture* In this work an established implantation and device 
.technology is described* Careful measurements and characterisation of 
implanted samples from different suppliers relate material properties to 
electrical measurements of sheet carrier concentration, mobility and pro­
files* Variations in processing procedure and material are then related 
to FET device parameters using both DC and RP characterisation*
INTRODUCTION
Ion implantation into serai—insulating gallium arsenide is now an estab­
lished technology for the fabrication of devices and circuits* The 
uniformity of device characteristics over a complete wafer and between 
successive wafers is of increasing importance as circuit complexity 
increases.
In this report particular attention has been directed to determining the 
relationships between the material properties and the implant and anneal 
conditions to the resulting carrier concentration profiles and FET char­
acteristics*
1. TECHNOLOGY
Encapsulation — To prevent dissociation of the substrate during the high 
temperature anneal the samples were encapsulated with approximately 1000A 
of rapidly chemical vapour deposited silicon nitride using a technique 
similar to that first described by Donnelly followed by ~1500& of RF
sputter-deposited silicon dioxide*
Devices — The FET devices were fabricated using conventional contact 
photolithography and lift off techniques* The source to drain spacing was 
4pm with a total device width of 300pm and gate lengths were nominally 
1.3pm.
An implanted dose of 5x 1 0^  Se+ ions cm“ gives a saturation current far 
in excess of that required in the finished device but reduces device para­
sitic resistances and gives a low contact resistance with a single implant 
schedule* Chemical etching of the gallium arsenide through resist prior 
to gate deposition sets the finished device saturation current to near 
60mA. The resulting etched well for the gate metallisation aids lift off 
and enables a thicker gate metal to be employed.
British Telecom Research Laboratories, Martlesham Heath, Ipswich, Suffolk, 
UK, IP5 7RE
deposition* The initial saturated drain current (ipss) is related to the 
measured sheet carrier concentration (Ng) by
IDSS = ? v s W N g
where q is the electronic charge, W device width and-vg the saturated 
drift velocityf taken to he 1x10'cm sec“ \  This relationship has been 
experimentally verified for sheet carrier concentration between 1*3x10^ 
ions cnf"2 to 5x10'* ions cmT and is shown in fig 1*
2. RESULTS
a* Variation in Substrate Properties — Semi—insulating gallium arsenide 
substrates from different suppliers had the chromium concentration of each 
slice determined by atomic absorption analysis* The level of chromium 
ranged from 2*7x10^cmT^ to levels above 10^cmT^* Samples were prepared, 
implanted (dose ) and annealed at 850°C for 30 min as described
in section 1* Test specimens were then prepared for measurement with, a 
suitable Van der Pauw clover leaf pattern and evaporated AunGe alloy to 
make ohmic contacts*
First Hall measurements of sheet carrier concentration and sheet mobility 
were taken. Then full carrier concentration profiles with local mobility 
measurements at depths throughout the profiles were made on an Automatic 
Electrochemical Profile Apparatus developed at the British Telecom 
Research Labs which used a Schottky gated Van der Pauw measurement in 
conjunction with electrochemical stripping SET devices were also
manufactured on pieces from each slice*
Table I shows the results of chromium concentration, sheet carrier con­
centration and sheet mobility for each of the ten slices and the measured 
PET parameters.
Fig 2 shows carrier concentration profiles for selected samples which com­
pare low, medium and high chromium concentration. The other profiles all 
lie within the range shown in the figure. Generally lower chromium con­
tent samples gave sharper profiles and it is seen that the high values of 
sheet carrier concentration measured were due to broadening of the implant 
profile rather than large variations in the peak carrier concentration.
The variations seen in the carrier profiles for similarly processed 
material highlight the importance of material selection and characterisec­
tion for reproducible device production particularly for lower doses as 
reported by other workers Q3[].
From studying the results in Table I it is seen that higher mobilities and 
lower sheet carrier concentration were measured for samples with lower 
chromium content; the highest mobility was for nominally undoped material. 
The exception is material from supplier C where the mobility increased 
with increasing chromium content. There is a clear correlation between 
the measured sheet carrier concentration apd the initial saturation cur­
rents between the source/drain contacts of the PETs. A typical standard 
deviation of this parameter over a slice was 5i°  where as values between 
1 89mA (slice 10) and 273mA (slice 7) were seen from slice to slice for an 
identical implant and anneal schedule. The values of transconductance 
measured are related to the mobility with higher values seen for higher 
mobility.
Slice No. Cr contentcnf"3 Ns crnT2
(is
cm2y-1s—1
Initial
IpSS “A
Pinch off 
Voltage 
V
Transcond. 
mA V"1
Supplier A 
1 undoped 3.9*10^3-9*1°
425°
4250 213
2.82 34
2 3x1016 3.6x10}2 3.8x10
3900
390°
204 2.65 34
3 7x 1016 4 .1x1012 4100 216 2.00 42
4 8x1016
3.7x10 2^
3.7x 10
390°
3900 199
Supplier B
5 2.7x 1016
4 .4x 1o}2
4.3x10
4150
4100 244 5.52 30
6 7x1016 5.5x1012 5.3x10^2
2700 
3500 _ -253 5.03 24
Supplier C 
7 1.8x1017
5.2x1012
5.2x1012
2900
2275
273
>
2.78 34
8 2.6x1017 3.5*1°^3.1x10 .
3300
3300 195
9 3x1017
5.25X1012
5.25x1012
3800
3800 240 2.58 36
Supplier D 
10 1x1017 3.7*1°}?3.5x10
3242 | 
2541 !
189 3.2 36
Pig 3 compares the 3X3 characteristics of FETs from slices 9i 6, 1 and 3 
in dark conditions and under illumination. The effect of a long tail on 
the implant profile is to increase the pinch off voltage. This is clearly 
seen "by comparing fig 3a, c and d with 3b. Slices 9i 1 3 have lower
pinch off voltage, near 2.5 volts and the carrier profiles showed no 
tails. Whereas slice 6 had a pinch off voltage greater than 5 volts and 
there was a significantly long tail on the carrier profile (fig 2h). The 
effect of illumination on the characteristics is also shown: a higher 
saturation current and increased loops correlates well with the chromium 
concentration. Slice 1 (fig 3c) was nominally undoped and showed minimal 
change in characteristics when illuminated.
h. Effect of Anneal Temperature and Conditions — A comparison between 
furnace annealing at 850°C for 30 min and in-situ annealing at 900°C for 
30 secs was made using selected implanted samples from Table I.' The 
samples were from slice 9? low chromium material from supplier A and an 
epi—buffer layer.
Carrier concentration profiles and sheet carrier density and mobility for 
slice 9 are shown in fig 4* The furnace annealed sample with a broader 
profile clearly had the better activation and mobility indicating furnace 
annealing gives superior results for this material.
FETs were fabricated from the above samples and also from epitaxial 
material for a comparison.- The initial saturation currents of the slice 9
also nmch greater for the latter case and after gate deposition a similar 
spread in transconductance and pinch off voltage was observed.
The FETs were mounted in a low loss package and RF measurements made at 
8GHz. The results, uncorrected for package parasitics are shown in 
Table II.
TABLE II RF MEASUREMENTS
Sample
Epitaxial 
Material
Slice 9
Slice 9
Supplier A 
Low Cr
Epi—buffer 
Layer
The results for the epitaxial FETs compare well with those reported by 
other workers for similar gate length devices pT] and are taken as the 
standard for comparison.
The furnace annealed sample gave devices whose RF performance was slightly 
better than the epi—devices; while the in-situ annealed sample gave lower 
performance compared to the epi—devices. For the low chromium content 
samples, however, the performance difference is less marked but the DC 
characteristics and uniformities were consistently better for furnace 
annealed samples.
3. CONCLUSIONS
A study of the starting material has revealed that a large variation in 
carrier profile and mobility occurs for identical implantation and pro­
cessing conditions. These variations are mirrored in device character­
istics.
Implant Anneal
Min NF 
dB
Assoc.
dB
None None 2.7 7.1
Se+ AOOKeV 
5x10 ‘2cm—2
Furnace 
850°C 30 mins 2.5 7.6
Se+ AOOKeV 
5x10
Ii>-situ 
900°C 30 secs -3.7 6.0
Se+ 400KeY 
5x10l2cmT
In-situ 
900°C 30 secs
2.6 6.6
Se+ AOOKeV 
5x10'2cm“2 900°C 30 secs
2.6 6.0
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ION IMPLANTATION OF GaAs INTEGRATED CIRCUITS
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ABSTRACT
The conditions required for the fabrication of low pinch-off voltage MESFETs by ion
implantation have been established. Calculation of the device characteristics from
measured carrier concentration profiles has shown that a Vp of -1.5V is best
12 -2
achieved using low implant energies together with ion doses of 2 x 10 cm 
Characterisation of the implant and annealing conditions has enabled the implanted 
dose to be corrected for the activation after annealing. Measurement of the 
processed devices has shown the variation in saturation current to be as low as 
3 mA over 75% of the wafer area, showing suitability for use in logic circuit 
fabrication.
1 INTRODUCTION
The development of a high yield GaAs integrated circuit technology requires 
good control of the pinch-off voltage and saturation current over the whole 
wafer area. Direct implantation into GaAs semi-insulating substrates has 
proved to be a superior technique for fabrication of MESFETs with good 
uniformity, and the correct choice of implant conditions can eliminate the 
need to thin the layer to achieve the required device characteristics.
In this work, the integrated circuits are based on capacitor coupled logic^ ^  
which uses depletion mode MESFETs giving optimum performance at a pinch-off 
voltage of -1.5V. Calculation of the dc characteristics as a function of 
implant energy and dose, and characterisation of the activation of the 
implanted ions under these conditions have led to a better understanding of 
the requirements for a low pinch-off voltage. GaAs wafers implanted at 
various energies and doses, and annealed under different conditions have been 
measured to establish an implant schedule giving good control and reproduci­
bility without wet etching. In addition the influence of implantation 
through the Si^ anneal cap on device characteristics has been studied.
2 TECHNOLOGY
a. Ion Implantation
7-8 • • . . .Se was chosen as being most suitable for the fabrication of ion
implanted logic circuits. The'implanted samples were encapsulated 
using a rapidly grown CVD Si^ N^ film approximately 600 A  thick.
Post-implant annealing was carried out either in a quartz tube furnace t
[2] o
with flowing nitrogen or by transient annealing at 900 C for 2 mins
1
in the nitride deposition equipment. After removal of the encapsulant, 
carrier concentration and mobility data were measured using Van der Pauw 
structures.
In this work, the LEC grown semi-insulating substrates were carefully
selected prior to device fabrication. Test wafers from each different
ingot were half shielded whilst being implanted under standard
conditions. After annealing, the resistivity of the shielded side
7 . ^was measured and wafers with a resistivity below 10 ft-cm were' rejected.
A further test for material which passed this test was by measurement of 
carrier concentration and mobility of the implanted side of the wafer at 
room temperature and at 77K. Wafers showing small change in mobility 
between these temperatures were considered unsuitable for further 
processing.
b. Device fabrication and assessment
The ion implanted wafers were 3 cm diameter. Each wafer contained logic 
circuitry and test structures for characterisation of the process 
technology, arranged in a 1 mm x 1 mm matrix. Each module contained a 
50 ym gate width MESFET which was used to determine the dc characteristics 
of the implanted devices. Measurement of the characteristics, using an 
automatic wafer prober and analogue test system together with a data 
handling system allowed statistics from over 500 devices to be collected 
and evaluated for each wafer. -
The MESFETs were fabricated using contact photolithography and lift-off 
techniques. Au-Ge/Ni alloyed contacts were used with Ti-Au metallization 
for the Schottky barrier gates and reverse biased diode capacitors.
2
Polyixnide was used to fabricate the dielectric layer with a further layer 
of Ti-Au as the interconnect metal.
3 CALCULATION OF DEVICE CHARACTERISTICS
The saturated current, Ijjg flowing between the drain and source of the MESFET
is calculated from equation 1.
“ * e • Vsat‘ d-W -   1
*
where <J> = sheet carrier concentration = implanted ion dose
e = electronic charge (C)
v = saturated drift velocity assumed to be 1 x 10^ cm s ^
+ Sat
d = thickness of active layer (cm)
W = device width, (cm)
The pinch-off voltage V has been derived by integration of Poisson's 
equation with modifications to account for the non-uniform doping profile.
[ 3]
For ion implantation, the doping profile follows a Gaussian distribution 
as given by
N(x) = ---    . exp ( -0.5 ( — rr— E. I j    2
ARp \ \ ARp / /
The field distribution was derived using a stepped linear approximation to 
this profile given by
/ ;r (k) + ;*! (k+1)
E(k) = E(k+1) + Ax I — — --- 2 1  3
where k is the number of steps chosen between the end points of the implant *  
profile and Ax represents the increment of x used for analysis.
The voltage required to deplete the layer was determined by integration of 
the field using a combination.of Simpson's rule and Newtons 3/8 rule. A 
value of 0.7V was assumed for the zero bias depletion voltage.
h RESULTS
a. DC Characteristics
The dc characteristics for a 50 ym gate width MESFET have been calculated 
as shown in table 1. The peak doping level (N a^) derived from equation 2
and the tranconductance (g ), calculated for a gate potential of -0.1V,
m
is also shown for each implant. For high energy and dose implantation, 
such as that used for low noise MESFET fabrication, the pinch-off voltage
is approximately -5V without gate recessing. A reduction in ion dose to
1 2 - 2  .
1 x 10 cm will reduce and N hut with a correspondxngly low
value of ijjgg* Conversely reduction of implant energy to 150 keV will
reduce but increase ^he Sate breakdown voltage, , then
becomes unacceptably high for logic circuit fabrication. From the
calculation, the conditions of high Incc, low V and N , giving an
JL)^ & J) p&ciit
adequate reverse gate breakdown voltage can be met using 200 keV at an
12 -2
ion dose of approximately 2 c 10 cm . Further, N for these
PcoK
implantation conditions corresponds to a high value of g as shown in
m
table 1.
b. Low Dose Implantation
The device calculations have shown that low energy and dose implantation
are required to achieve the conditions for MESFET operation of capacitor
*
coupled logic circuits. Hall measurements on test wafers have shown the 
activation of the ion implanted and annealed wafers, as determined from
the sheet carrier concentration, is less than 100% for low doses as ?
shown in Fig 1 for 400 keV and 200 keV implants. The measurements also 
show an energy dependence, the shallow 200 keV implant showing lower 
activation.
For low doses the activation has been found to be essentially insensitive 
to the implant temperature, thus enabling a more rapid implantation 
process at room temperatures. Further, a comparison between furnace and 
transient annealing showed little difference in sheet carrier concentration
/' i
as also shown in Fig. 1. The ability to implant at ambient temperature 
and a rapid annealing technique during which the wafer is still in the 
deposition equipment is advantageous since it allows faster processing 
and reduced wafer handling.
c. Device Results
The mean value of the pinch-off voltage of over 40 wafers, measured 
from over 500 test MESFETs per wafer, have been compared to the calculated
values as shown in Fig. 2 for a range of energy and implant doses. The
1 2 - 2  • implants at 3 and 4 x 10 cm have not taken account of any decrease xn
activation but show good agreement with the calculation. For the 200 keV
implants, the dose was corrected to achieve an activated dose of
1 2 - 2  . • '2 x 10 cm using the data from Fig. 1. Control over the implantation
and fabrication technology is demonstrated since could be adjusted
from -1.3V to -1.6V by the calculated increase in energy from 200 to 225
12 + -2
keV (Fig 2) to give the final implant schedule of 2.23 x 10 Se cm at
225 keV for logic circuit fabrication. The dc characteristics of a
*
device with this schedule are shown in Fig 3.
5
As an alternative to this schedule, implantation through the Si^ ^
encapsulant was considered. • An ion energy of 400 keV will achieve a
lower N ^  and thus a higher gate breakdown voltage, V^, and protect
the surface during implantation. Film thicknesses between 380 and 1314A
were built up by sequential deposition of the Si^ on quadrants of
the wafer. The results of the devices fabricated from the wafer are
12 -2
shown xn Fig 4. An ion dose of 2.25 x 10 cm gave = -1.4V for a
film thickness of 1314 A  and showed a linear dependence of V with
P . ^
reducing thickness. Similarly, V^ also showed a linear dependence with 
film thickness. The sensitivity of this method is illustrated by a 
130 mV change in V^ resulting from a difference in film thickness of 23 A, 
which is at the limit of reproducibility of the CVD technique.
d. Process Uniformity
The uniformity of the implant process is reflected by measurement of the
saturation current of the MESFET prior to deposition of the gate
. . 1 2 - 2  
electrode. Fig 5 shows the spread of for an implant of 2.25 x 10 cm
at 225 keV.
The variation between 14 and 19 mA corresponds to a mean I of 17.1 mA
with a standard deviation of 6% over 97% of the wafer area. Using the 
automated probing and measurement system, the correlation between the 
device characteristics and position on the wafer was readily mapped as 
shown in Fig. 6 for I . It can be seen from Fig 5 that 66% of the
Sou
devices had I between 16 and 18 mA, corresponding to a standard 
sat
deviation of 3.3%. The information from this plot can also be used to
*
correlate variations in pre-implant resistivity of the wafer to devxce 
characteristics and processing variables such as placement in the ion 
implanter. -
5 CONCLUSIONS -
A technology for the fabrication of high speed logic circuits by direct 
implantation into the semi-insulating GaAs has been developed. Measurements 
from over AO processed wafers show good agreement between calculated and 
fabricated MESFET characteristics.
Control of the processing parameters is demonstrated by the high uniformity 
in device characteristics measured over whole wafer areas.
/
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Energy Ion dose ^peak ^ S S
V
P VB gm
keV
-2cm -3cm mA V V mS per mm gate width
400
12
3 x 10 2.1 x 1017 18.5 -5 -8.9 86
400 2 x 1012 1.4 x 1017 10.6 -3.1 -12 90
400 1 x 1012 7 x 1016 4.1 -1.1 -20 76
200 3 x 1012 3.8 x 1017 15.5 -2.3 -5.6 150
200 2 x 1012 2.5 x 1017 8.3 -1.3 -8
/
140’
150 3 x 1012 4.8 x 1017 13.8 -1.5 -4.8 186
*
Fig 1 Sheet Hall measurements of activation of Se implantation.
Fig 2 Experimental and calculated pinch-off voltage for implanted testfet as
function of Se dose and energy.
12 +
Fig 3 DC characteristics of test fet with implant of 2.25 x 10 Se at 225 keV.
Fig 4 Variation of MESFET characteristics with Si^N^ thickness.
Fig 5 Histogram of I^g before gate deposition.
Fig 6 Distribution of I^g over 3 cm diam wafer.
Table 1 Calculated device characteristics for 50 pm gate width MESFET.
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Investigation of CVD silicon nitride encapsulation for gallium  
arsenide
P. A. LEIG H f
Post implant annealing of GaAs requires high temperature and samples need to be 
encapsulated with a passive dielectric film to prevent decomposition. In this work 
the suitability of rapidly deposited CVD Si3N4 has been investigated. The physical 
and chemical properties of films have been studied using a number of complementary 
physical techniques. Ellipsom etry was used to measure film thickness and refractive 
index in characterization of growth conditions. Analysis of stoichiometry and film 
quality was assessed by Rutherford back-scattering on vitreous carbon and silicon 
substrates and by Auger profiling on GaAs. The effect of heat treatm ent on the 
electrical properties of n-on-n+ epi-GaAs was assessed by C—V  profiling, cathodo- 
luminescence and DLTS. Finally the application of this technology to ion im planta­
tion in GaAs is demonstrated.
1. Introduction
Ion implantation of suitable im purity elements into semi-insulating gallium 
arsenide substrates is an attractive alternative to vapour phase growth to 
produce gallium arsenide wafers in which high speed MESFETS and integrated 
circuits may be fabricated. To achieve good electrical activation and removal 
of implantation damage GaAs requires a post implant anneal tem perature far 
above its congruent evaporation tem perature and for successful high tem pera­
ture annealing GaAs samples must be prevented from decomposition. Extensive 
use has been made of S i02 and Si3N4 as encapsulating films following their 
wide application in silicon technology, however, a wide range of encapsulants 
have been employed on GaAs including both dielectric and metal films deposited 
by a range of techniques (Hemment 1975).
The accumulation of information indicates Si3N4 to be the preferred en- 
capsu lan t; a low value for the diffusion coefficient of Ga in Si3N4 of 5 x 10-17 
cm2 s_1, has been reported (Lodding and Lundvist 1975), while S i02 allows loss 
of Ga. In  a different report radioactive arsenic was implanted into GaAs 
which was then encapsulated with either S i02 or Si3N4. After heat treatm ent 
the dielectric films were dissolved in solution and analysed for radioactive 
arsenic which was detected in S i02 but not Si3N4 (Yokota et al. 1978). Therefore 
Si3N4 has proved the most suitable dielectric with three alternative methods 
of deposition currently in use: namely R F  sputtering, plasma assisted and 
rapid chemical vapour deposition (CVD) from silane and ammonia. While 
sputtering and plasma techniques have the advantage of a relatively low 
substrate tem perature the problems of elimination of oxygen and other con­
tam inants from the systems can be considerable, also the deposition conditions 
require close control. Reports of blistering during heat treatm ent were quite 
common (Elsen et al. 1975), while CVD Si3N4 films seem superior in these
Received 30 June 1981 ; accepted 29 July 1981.
f  British Telecom Research Laboratories, Martlesham Heath, Ipswich, Suffolk, 
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respects, stoichiometric films with oxygen levels below the Auger detection 
limit have been achieved for a wide range of growth conditions without blister­
ing or other adverse effects.
In this study a prototype production equipment has been developed for 
the rapid deposition of silicon nitride on gallium arsenide from silane and 
ammonia. The physical and chemical properties of the films have been 
investigated using a wide range of analytical techniques. Ellipsometry was 
used in characterization of film quality and deposition rate for a range of 
temperature and gas ratios. Analysis of the stoichiometry was determined by 
Rutherford back-scattering for films deposited on vitreous carbon substrates 
while for films on gallium arsenide Auger profiling was used both before and 
after heat treatment at 850°C. The effect of heat treatment on epitaxial 
layers at temperatures between 800° and 950°C was investigated. The carrier 
concentration was measured by C - V profiling and results correlated to cathodo- 
luminescence spectra and DLTS measurements. Finally examples of the use 
of Si3N 4 for encapsulation in post implant annealing for development of 
integrated circuits are presented.
2. Development of the automatic prototype apparatus
Prior to development of the automatic apparatus the technology was 
established in a rapidly assembled equipment of similar design but without the 
refinements of the apparatus now described.
In construction of the new apparatus all stainless pipe and Swagelok 
fittings were used including a stainless steel reaction chamber using high vacuum  
lead throughs and quartz windows. Easier control of the system for auto­
mation was achieved by use of Nupro pneumatically operated bellows valves 
with electrical control. The apparatus is shown schematically in Fig. 1, its 
operation can be divided into three sub-systems, the vacuum system ; the gas
Main electrical  panel
Gas and vacuum control  panel
Temperature controller and 
digital r eadou t  of p r e - s e t  
variac vol tages
Char t  recorder
Variacs
Vacuum g a u g e s
, Gas flow panel
Pyrometer
r~i
Reaction chamber
200 Amp t ra nsfo rm er Liquid
nitrogen t rap
diffusion
pump
Sorption
pumps
□
o o oo I Io o o 
o o o
□ o on
□ o□ o
o oo
□  S  H
Figure 1. Schematic of the automatic prototype Si3N4 deposition apparatus.
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control system ; and the electrical system for temperature control and sample 
heating.
(i) The vacuum system. Initial evacuation of the reaction chamber was 
essential to eliminate residual oxygen and water vapour preventing film 
contamination during growth. The vacuum systems consisted of two sorption 
pumps in tandem for initial evacuation to 5 x 10-3 torr followed by a liquid 
nitrogen trapped diffusion pumped system which achieved 5 x 10~6 torr. The 
two systems were isolated from the reaction chamber by pneumatically operated 
bellows valves controlled electrically from the gas and vacuum control panel.
(ii) The gas control system. The silicon nitride films were formed from 
reaction of silane and ammonia in nitrogen carrier gas
700°C
3SiH4 +  4NH3  ► Si3N 4|  +  6H2|
Electra grade ammonia and silane at 5% concentration in nitrogen were supplied 
by BOC. The gases enter the apparatus via pressure regulators on the gas 
flow panel and access to the reaction chamber via the flow indicators was 
again controlled by pneumatically operated bellows valves from the gas and 
vacuum control panel. A bypass line to the exhaust line was incorporated to 
allow pre-setting of the gas flows.
(iii) The electrical sytem. The electrical system of the apparatus has three 
functions :— To control the vacuum and gas flow systems via the gas and 
vacuum control panel. To supply power to the carbon strip and thereby heat 
the samples to a predetermined temperature. To provide temperature control 
using a Land continuous pyrometer and Eurotherm controller.
Prior to the active gases enetering the chamber the samples were held at 
200°C to prevent initial depositon of silicon. The electric power to heat the 
strip to 700°C was supplied from a 200 A transformer via a preset 15 A variac 
in the primary circuit. The Land continuous pyrometer sensed the sample 
temperature and in conjunction with a Eurotherm temperature controller 
designed for an inductive load controlled the current in the primary circuit 
when the set temperature was reached.
The film deposition procedure is controlled automatically, gas flows and 
power levels being pre-set to provide the correct conditions. The wafer is 
loaded into the chamber and the automatic cycle initiated. The chamber is 
evacuated to ~  1 x 10-6 torr and low heat raises the wafer to 200°C. Prior to  
reactive gases being introduced the chamber is back-filled with nitrogen. After 
active gases have been flowing for 5 min the deposition cycle is initiated when 
the wafer is raised to 700°C in ~ 7  s and film growth proceeds at ~  100 A/s for 
a pre-determined time. The power and active gases switch off after the pre-set 
growth time (10 s) to allow the wafer to cool in flowing nitrogen.
3. Characterization of film growth conditions
Various films were deposited on silicon substrates to characterize the inter­
related parameters which controlled growth conditions. The results are shown
in Eig. 2 (a-d) for film thickness and refractive index measured by ellipsometry 
together with the etch rate of the films in 40% HF. The variation of growth
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rate with temperature is shown in Fig 2(a), for a gas ratio of 1 : 41 : 298 
SiH4 : N H 3 : N2. In this apparatus Si3N 4 film growth was very slow below 
650°C, however, the growth rate increased extremely rapidly with temperature 
from 40 A/s at 650°C to 180 A/s at 750°C. It was known that film quality 
would improve at higher growth temperature and this was reflected in these 
results in the refractive index by a decrease to 1-96 at the higher temperature. 
As well as temperature the growth rate was controlled by the nitrogen flow. 
The results for a growth temperature of 700°C are shown in Fig 2(6) ; the 
growth rate could be controlled between 60 and 300 A/s by the nitrogen flow 
alone while film refractive index was not greatly affected. However, film 
composition was very much controlled by the silane-to-ammonia ratio reflected 
in a variation in refractive index from 2*13 to 1-91 as the gas ratio was altered 
from 10 to 100, shown in Fig 2(c). The etch rate of the nitride films in 40% HF  
is shown in Fig 2(d). Previous work has shown this parameter to be a good
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Figure 2. Characterization of Si3N4 film growth parameters, (a) Variation of growth
o 1 ' ....rate (G) with deposition temperature [T). (6) Variation of growth rate (G)
with nitrogen flow, (c) Variation of refractive index (n) with ammonia to silane 
ratio, (d) Variation of etch rate in 40% HF with deposition temperature (T).
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indicator of film quality and the results presented here show a similar trend. 
The etch rate decreased as the growth temperature was raised and the curve 
has two distinct slopes, one below 700°C and the other above 700°C. Although 
the etch rate continued to decrease for growth temperatures up to 800°0 
indicating improved film quality, the possibility of GaAs decomposition was 
increased. Therefore 700°C was considered the best compromise choice giving 
a high quality Si3N4 film with small risk of GaAs decomposition prior to film 
growth. The standard conditions chosen were a growth tem perature of 700°C 
and gas ratio I : 41 : 298 which gave a growth rate of ~  100 A/s, refractive 
index 2*0 and etch rate 444 A/min and these conditions are indicated by arrows 
on Fig 2(a-d).
4. Rutherford back-scattering (RBS)
The general principles and uses of RBS have been described in a review 
paper by Chu, et al. (1973) the application of the technique to Si3N 4 has been 
presented by Gyulai and Meyer (1971) and in this work similar methods have 
been used to assess the chemical composition and stoichiometry of Si3N 4 films 
deposited on both vitreous carbon and silicon substrates.
The particular advantage of the technique for this study, was a rapid exact 
analysis of the chemical composition in conjunction with ellipsometry and etch 
test measurements. The most accurate analysis was achieved for films 
deposited on vitreous carbon substrates where the lower atomic mass of carbon 
compared to silicon, nitrogen and oxygen ensured good peak separation, with 
no overlap. Films on silicon substrates were studied to compare the nitride 
film quality with films deposited by other methods such as conventional 
CVD Si3N 4, plasma Si3N 4 and sputtered Si3N 4 using the built-in standard of 
yield from the silicon substrate in random alignment. In attempting studies 
of films deposited on GaAs substrates the main disadvantage of the technique 
was apparent in that the signal from the GaAs substract swamped the film 
spectra. Even for aligned spectra, analysis of film composition was not 
viable and detection of small levels of oxygen contamination in the films 
impossible.
4.1. Film s on vitreous carbon substrates
Selected RBS spectra of Si3N 4 films on vitreous carbon substrates are shown 
in Fig 3(a-c). Films grown early in the study in the first apparatus are shown 
in Fig 3(a and b), while the spectra Fig 3(c) were of films deposited in the semi­
automatic prototype. Encapsulating films were normally grown to a thickness 
of ~800  A as shown in Fig 3(a), however, thicker films were grown to study 
the effects on stoichiometry and oxygen contamination. The channel numbers 
for silicon to appear at 0-878 MeV and nitrogen at 0-511 MeV were calculated, 
providing the simple identification cross check of film components. The carbon 
substrate signal was moved to a lower channel number due to the stopping 
effect of the nitride film and is best observed in Fig 3(c) which includes the 
carbon substrate signal with no film present. The stoichiometry and stopping 
parameters were calculated using the appropriate equations and the results 
shown in Table 1.
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Figure 3. Rutherford back-scattering spectra for Si3N4 films deposited on vitreous 
carbon substrates, (a) Film thickness 760 A. (b) Film thickness 1920 A. 
(c) Combined spectra of a film 790 A thick, 460 A thick and the carbon sub­
strate with no film deposited.
C V D  silicon nitride encapsulation 29
Film thickness (A) 760 1920 460 790
Refractive index 1-95 2-05 2-0 2-0
Gas Ratio SiH4 : NH3 : N2 1 : 80 : 95 1 : 80 : 95 1 : 41 : 298 1 : 41 : 298
Growth conditions 740°C 9 Sec 740°C 15 Sec 700°C 8 Sec 700°C 16 Sec
Stoichiometry 1-2 1-35 1-21 1-24
Oxygen contamination ~1% ~o-i% ND ND
Si5N4 
[S]si (eV\A) 69-6 78-0 73-0 69-7
Si3N4 s
[S]N (eV\A) 62-3 68-0 66-9 62-5
Table 1.
Variations were observed in the stopping parameters. The average values 
of all measurements made during the study were [$]f-3N470 eV/A and [$ ] |l3Nl63 
eV/A and compared with values calculated using Braggs law of [$]H3N4 90-1 eV/A, 
[ S ] ^ * 78-5 eV/A and [£ ]|55-6  eV/A.
4.2. Film s on silicon substrates.
In this experiment films deposited in the semi-automatic prototype appara­
tus were compared in detail to films deposited in more conventional CVD 
processes and to plasma deposited films. RBS spectra comparing rapidly 
deposited CVD Si3N 4 to a film deposited in an ASM (N-OX) deposition apparatus 
in the silicon device processing area of BTRL are shown in Fig 4 (a-b). Both  
random and channelled alignment spectra were collected, the latter being more 
suitable for accurately calculating stoichiometry as the contribution from the 
substrate was reduced. Table 2 shows the calculated stoichiometry and yield 
ratio for silicon-from-substrate to silicon-from-Si3N 4 for random alignment.
For a nitride film of stoichiometric composition deposited by plasma deposi­
tion (again in the silicon processing area) a yield ratio of 0-525 was measured. 
In the original experiment by Gyulai and Meyer (1971) a value of 0-494 was 
reported, for conventional CVD Si3N 4.
5. Auger profiling
Auger profiling analysis was used to study Si3N4 films deposited on GaAs 
substrates, due to the difficulties encountered in using RBS analysis where the 
high atomic mass of GaAs substrates caused that part of the spectrum con­
taining the film data to be masked. Auger profiling analysis provided chemical 
analysis of the dielectric film composition and of the quality on the interface 
to the semiconductor. For films deposited in initial studies in the first appara­
tus analysis was carried out both for ‘ as-deposited ’ and ‘ heat-treated ’ 
samples. Results of typical Auger profiles of the encapsulating films are shown 
in Fig 5(a-c). The double layer encapsulation employing both S i0 2 and Si3N 4 
is shown in Fig 5(a), while Fig 5(6) shows a profile of the rapid CVD Si3N 4 
only, grown early in the study and was oxygen contaminated. Figure 5(c) 
shows a typical Auger profile after elimination of the source of contamination.
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Figure 4. Rutherford back-scattering spectra for Si3N4 films deposited on silicon 
substrates for random and channelled alignment, (a) Deposited in the auto­
matic prototype apparatus under standard conditions. (b) Deposited by 
conventional CVD in an ASM (N-OX) apparatus.
Prototype ASM (N-ox)
Film thickness 804 A 740 A
Refractive index 2-01 1-97
Gas ratio 1 : 41 : 298 1 : 400 : 800
Growth conditions 700°C, 8 s 820°C, 4 min
Stoichiometry 1-20 1-36
Yield ratio 0-506 0-457
Table 2.
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Figure 5. Auger profiles of Si3N4 films deposited on GaAs substrates, (a) S i02 
and Si3N4 on GaAs with oxygen contamination in the Si3N4. (b) Si3N4 on 
GaAs with oxygen contamination in the Si3N4. (c) Si3N4 on GaAs with oxygen 
contamination eliminated.
The depth scale for film thickness was calibrated using ellipsometry and care­
fully monitoring the ion beam sputter time. The relative levels of the elements 
present showed the films to be near stoichiometric, however, original films 
showed the presence of ~3%  oxygen throughout the Si3N 4 film. A similar
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sample which had been heat treated at 850°C 15 min was profiled and small 
amounts of Ga were detected on the surface. It was assumed that Ga had 
diffused through the film as both back and front surfaces of the sample had 
been encapsulated, the level of Ga in the film itself, however, being below the 
detection limit (~ |% ) .  To overcome the problem of oxygen contamination 
the leak tightness of the equipment was improved and the purity of the nitrogen 
carrier gas changed to a better grade (zero grade from BOC). Auger profiles of 
subsequent samples as in Fig. 5(c), had very low oxygen contamination of less 
than 0-5%. After heat treatment at 850°C for 30 min no gallium out-diffusion 
was detected and the Si3N4/GaAs interface was unaffected by the heat treat­
ment.
In a careful study of the chemical shifts of Auger peaks for these films 
Heckingbottom et al. (1978) found variations in the stoichiometry. The films 
tended to be slightly silicon rich in the bulk of the film with an increase in 
silicon richness at the interface detected by a shift of the silicon Auger peak 
from 88-89 eV to 92 eV. While out-diffusion of Ga was not observed at 
850°C it was detected at the surface of the film to a depth of ~  30 A following 
heat treatment at 950°C. The Ga Auger peak had the same energy as in GaAs 
indicating that it was present in an unioxidized state. The nitrogen peak 
position was constant throughout while by contrast the silicon signal varied 
significantly. It was likely that these variations were significant, monitoring 
real changes in the bonding of the Si3N 4. To ensure that elimination of oxygen 
correlated with good encapsulation, several samples of n-on-n+ epi-GaAs were 
encapsulated. Subsequently one sample was analysed by Auger profiling while 
others were heat treated at various temperatures and the carrier concentration 
profile measured. These results are described in the next section.
6. Heat treatment of n-on-n+ EPI-GaAs
For this assessment of the encapsulation n-on-n+ VPE GaAs with a doping 
level of 1 x 1016 cm-3 was used. This material had the advantages of high 
purity and had been extremely well characterized. The nature of the experi­
ment was basically simple in that the carrier concentration of the epilayer was 
measured before and after heat treatment to ascertain the effects of both the 
encapsulation process and temperature on the electrical properties of the 
material. The as-received epi-wafers were typically 2 cm square and were 
cleaved into 5 mm chips for the experiment. Prior to encapsulation the 
samples were given a standard clean followed by encapsulation and heat 
treatment in the furnace. For C - V profiling the encapsulating films were 
removed in HF and the sample mounted on the electrolytic cell of the auto­
matic profile plotter (Polaron Equipment Ltd, Watford, Herts.).
After the initial period of establishing optimum deposition conditions and 
improving the leak tightness of the system the C -V  profiling results were 
reproducible. A set of carrier concentration profiles by electrochemical C -V  
measurements from samples of the same wafer are shown in Fig. 6. The 
samples have been heat treated for 15 min at temperatures 825, 925, 950 and 
975°C. The ‘ as-received ’ material (not heat treated) was profiled through to 
the highly doped buffer layer on the 0-10 micron depth scale and showed good 
uniformity of doping. throughout the epilayer. Annealing at 825 and 925°C
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caused no change to the near surface doping profiled on the 0-2-5 /am depth 
scale. Annealing at 950°C caused the level to fall to 9 x 1015 cm-3 while at 
975°C a very significant drop to ~ l - 6 x  1015 cm-3 was observed and the starting 
level was not recovered in the 2-5 profiled.
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Figure 6. Carrier concentration profiles by C -V  measurement after annealing of
n-on-n+ epi-GaAs.
7. Cathodoluminescence
Luminescence studies provided a tool to investigate the presence of impuri­
ties and the formation of certain crystal point defects in GaAs. The technique 
was of particular use for GaAs and other II I -V  compounds for which the 
probability of radiative recombination was intrinsically high.
In further studies together with the C -V  profiling measurements just 
described n-on-n+ epi-GaAs samples were studied by cathodoluminescence, 
both before and after encapsulation and heat treatment. Often cathodo­
luminescence spectra were collected through the encapsulation film but com­
parison showed identical spectra were obtained whether the film was present 
or not.
The main peak observed in n-on-n+ epi-GaAs was the band gap peak at 
820 nm with sometimes a very low intensity broad peak extending from 700 nm 
to 1000 nm less than 1/20 intensity of the band gap. A characteristic set of 
cathodoluminescence spectra of samples from the same wafer heat treated at 
temperatures of 700, 800, 900 and 950°C 15 min is shown in Fig. 7. The main 
feature of these spectra apart from the band gap peak was the appearance after 
heat treatment, of a broad peak at 912 nm (1-36 eV) and the intensity increased 
with respect to the band gap intensity as the annealing temperature was 
raised. This effect was entirely reproducible and was repeated on many 
samples. In a more definitive experiment very short heat treatment times
c 2
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Figure 7. Cathodoluminescence spectra of n-on-n+ epi-GaAs after annealing for 
15 mins. (a) 700°C, (6) 800°C, (c) 900°C, (d) 950°C.
of 3 min were used in conjunction with trap measurements and C - V measure­
ments of carrier level. These results for n-no-n+ GaAs with a doping level of 
2-5 x 1016 cm-3 are shown in Fig. 8(a-f).
In the starting material (Fig. 8 a) the band gap peak was observed and a low 
intensity broad peak extending from 900-1000 nm. A DLTS scan indicated 
the presence of only the normally observed 0-84 eY peak containing 7 x 1013 
cm-3 traps (being non-radiative). The spectra after encapsulation prior to 
heat treatment (Fig. 8 b) were identical and the carriej? concentration remained 
unchanged. The number of traps, however, had decreased by a factor of two.
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Heat treatment at 700°C 3 min (Fig. 8 c) improved the material properties. 
Now only the band gap peak was observed and the number of traps had fallen 
to less than 1 x 1013 cm-3. A similar result was observed for heat treatment at 
800°C (Fig. 8 d), however, at 900°C (Fig. 8 e) the 912 nm peak was first observed 
while the number of traps remained the same. Heat treatment at 950°C 
(Fig. 8 /) caused the intensity of the 912 nm peak to increase together with a 
significant fall in carrier concentration to 9 x 1015 cm-3 and an increase in trap 
density. The energies of the observed peaks were calculated to be 820 nm, 
1*5 eV and 912 nm, 1*36 eV.
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Figure 8. Cathodoluminescence spectra of n-on-n+ epi-GaAs after annealing for 
3 min. (a) Starting material, (b) After encapsulation, (c) Annealed 700°C, 
(d ) Annealed 800°C, (e) Annealed 900°C, (/) Annealed 950°C.
8. The discussion of results
8.1. Deposition conditions
For CVD Si3N 4 the growth conditions may be varied over a wide range. For 
example Donnelly (1976) used gas ratio of 1 : 40 : 50 SiH4 :NH3 : N 2 with a 
flow rate of 25 cc/min for SiH4 which gave a growth rate of 55 A/s at 700°C.
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In the initial apparatus of this study the gas ratio was 1 : 80 : 95 with SiH4 
flow rate of 17-4 cc/min and growth rate 74 A/s at 740°C. In the semi-auto­
matic prototype the growth conditions were characterized over a wide range 
and the final conditions chosen were a gas ratio of 1 : 41 : 298 with SiH4 flow 
15 cc/min and growth rate ~  100 A/s at 700°C. These conditions were similar 
to those reported by Inada, et al. (1978) who also used a ratio of 1 : 40 : 300 
and achieved a growth rate of ~  120 A/s at 700°C with a SiH4 flow of only 
5 cc/min.
It was established that the SiH4 : NH 3 ratio effected film composition, 
films tended to stoichiometry for higher ratios, however excessive inclusion of 
hydrogen may occur at very high ratio. Gyulai and Meyer (1971) had shown 
that, provided the ratio was greater than 20, stoichiometric films were grown. 
Therefore a value of 40 was employed. The refractive index of the films was 
2*0, close to the value defined as 4 correct ’ by Taft (1971) of 2-03.
The important criteria were the relationships between refractive index, 
growth temperature and etch rate of the films. A slower etch rate was in­
dicative of improved film quality assuming stoichiometry and a distinct 
improvement was noted for deposition at 700°C and above. The etch rate for 
700°C growth was 444 A/min and for 850°C, 384 A/min in 40% H F which 
favourably compare with 250 A/min for 850°C and 750 A/min for 900°C in 
49% HF reported by Pliskin (1977) for conventional CVD Si3N 4, while Inada 
et al. (1978) reported refractive index 1-95 and etch rate 500 A/min in 50% HF  
for rapidly deposited Si3N 4 at 700°C. For deposition on GaAs a compromise 
must be made with respect to growth temperature which was restricted to 
700°C. The ensuing studies confirmed that the encapsulation process caused 
no detectable degradation.
8.2. Rutherford hack-scattering
The study of films deposited onto vitreous carbon confirmed in general the 
early work of Gyulai and Meyer (1971) that provided the gas ratio was greater 
than 20 (NH3/SiH4) films grown were stoichiometric Si3N 4. Variations in film 
composition as a result of altering gas flow conditions above this ratio were 
not observed, however the fast growth rate and lower temperature employed 
seemed to have subtle effects with regard to stoichiometry. The early studies 
of films less than 1000 A thick showed some oxygen contamination in the RBS 
spectra.
If the integrated counts under the oxygen peak were included in the 
stoichiometry calculation the value became 1-3 rather than 1*2 indicating 
chemically bound oxyghn included in the film. After elimination of oxygen 
contamination, however, thin films generally showed a stoichiometry of 1*2 
while thicker films ~  2000 A showed the correct value of 1-33. Therefore the 
rapid growth rate together with the possible inclusion of chemically bound 
hydrogen may have resulted in an initial silicon-rich layer.
Films deposited on silicon substrates were useful to compare rapidly 
deposited CVD Si3N 4 with other growth methods using the in-built calibration 
of yield from the silicon substrate in random alignment. These results showed 
agreement to within ±7%  comparing conventional CVD Si3N 4 to both plasma 
assisted Si3N 4 and rapidly deposited CVD Si3N 4. The rapidly deposited CVD 
Si3N 4 showed close agreement with the reported values of Gyulai and Meyer
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(1971) (0-506 cf 0-494 respectively). The values measured for the stopping 
parameters, [$], (70eV/A  and 63eV /A ) differed from those reported by 
Gyulai and Meyer (1971) (62 eV/A and 56 eV/A). Both showed poor agreement 
with values calculated by Braggs law which was obviously not closely obeyed 
for Si3N4. Gyulai and Meyer (1971) reported that stopping parameters were 
insensitive to variations in composition, however the ratio of the parameters for 
all results remains the same at 1-1.
8.3. Auger profiling
The high sensitivity for trace impurities and small energy shifts of the 
Auger peaks gave useful information concerning oxygen contamination and 
stoichiometry with a possible depth resolution down to a few mono-layers. The 
3% oxygen contamination did not seem to affect the refractive index as 
measured by the ellipsometer and RBS analysis was not viable for GaAs 
substrates, C -V  profiling gave indirect evidence by early poor results when 
annealing at 850°C caused the carrier level of n-on-n+ epi-GaAs to fall. This 
was later correlated with Auger analysis results showing Ga out-diffusion at 
850°C for contaminated Si3N 4. The elimination of oxygen contamination was 
confirmed in further analysis and it was then possible to anneal to 950°C before 
observing Ga out-diffusion which again correlated with C -V  profiling results. 
Similar results have been reported Vaidyanathan et al. (1977) for plasma 
nitride and for rapid CVD Si3N 4 by Inada et al. 1978).
I t  was unfortunate th a t neither Auger analysis nor RBS was capable of 
detecting hydrogen, as it was known to be present in the film from infrared 
absorption measurement. I t  may play a significant role in bonding preferen­
tially with silicon or nitrogen and explain the chemical shifts observed. I t  was 
known to be reduced by heat treatm ent a t 900°C Stein an Wagner (1977) 
which may explain the significant decrease in etch rate of the Si3N4 films by a 
factor of nearly three after heat treatm ent.
The presence of oxygen a t the Si3N4/GaAs interface detected in Auger 
analysis was probably associated with the presence of native oxide on GaAs. 
Adams and Pruniaux (1973) have shown that, even after extensive cleaning, a 
residual oxide remains which quickly thickened on exposure to air, also the 
reaction of silane with oxygen occurred preferentially to reaction with ammonia, 
therefore any residual oxygen or water vapour in the reaction chamber would 
result in preferential oxide formation, although the chemical shift data indicated 
free Si a t the interface. In construction of the semi-automatic prototype 
great care was taken to eliminate the possibility of oxygen contamination.
8.4. C -V  profiling
This experiment embodied the essential aim of high quality encapsulation, 
namely retention of electrical and chemical properties of the semi-conductor 
after high tem perature heat treatm ent. The choice of carrier level of the 
epi-GaAs was important, being a compromise so th a t the zero bias depletion 
width was not too great, allowing the near surface to be profiled yet low enough 
to detect a significant loss of carriers or introduction of traps.
Although the encapsulation process is carried out a t 700°C the results 
showed identical Schottky characteristics and near-surface doping to the 
starting material. The extreme rapidity of Si3N4 deposition (less than  10 s at
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700°C) ensured that no decomposition occurred. Annealing of encapsulated 
samples was carried out to 925°C, 15 min without effecting the epi-GaAs 
adversely as a result of poor encapsulation, however, both loss of carriers and 
material degradation occurred at 950°C, while it was necessary to etch away 
only 0*6 p.m to achieve a low-leakage Schottky contact the carrier concentration 
was effected to a depth of 1*5 pm. The VPE GaAs used for these experiments 
was sulphur-doped, and sulphur is known to diffuse readily in GaAs, therefore 
some out-diffusion of sulphur into the encapsulation may have occurred, 
although no experimental verification for this was made.
These results on epi-GaAs, however must be put into context with respect 
to typical ion implantation results. Of significance was the doping level of 
carrier concentration employed, even for low doses the peak doping level was 
near to 1 x 1017 cm-3 and for high doses greater than 1 x 1018 cm-3. Therefore 
a significant loss of carriers must occur to be detected of ~ 9  x 1016 cm-3. 
Inada et al. (1978) showed a fall in peak doping for high dose selenium implanta­
tion for 4-5 to 2 x 1018 cm-3 when the encapsulation was oxygen contaminated. 
In later implantation studies it has been possible to anneal some samples up to 
950°C for high doses with improved results although of no benefit for low 
doses when 850°C was adequate.
8.5. Cathodoluminescence
The cathodoluminescence work gave some further insight into the effects of 
encapsulation and heat treatm ent on n-on-n+ epi-GaAs in conjunction with 
C -V  measurements and DLTS measurements. I t  was confirmed th a t the 
cathodoluminescence spectra and doping level of the samples after encapsula­
tion was identical to the starting material, showing th a t the encapsulation did 
not alter the GaAs properties.
For samples annealed at higher temperature the main feature was the 
appearance of the brpad peak at 1-36 eV which has been related to either 
out-diffusion of Ga or the presence of Cu in the material (Pliskin 1977). In 
view of the Auger profiling results the former explanation seems confirmed. 
Although trace amounts of Cu may have been present in the material, the 
major cause of the appearance of the 1-36 eV peak was loss of Ga. There was a 
significant increase in the intensity of the peak between annealing at 925°C and 
950°C when it rose to over half the band gap intensity which coincided with 
the observed fall in carrier concentration using C -V  profiling, while Auger 
analysis had detected some out-diffusion of Ga at 950°C.
The use of short anneal times in conjunction with carrier concentration and 
trap measurements showed that annealing at 700°C and 800°C improved the 
properties of the starting material by reducing the number of traps but anneal­
ing at 900°C seemed to activate the process whereby the 1-36 eV peak appeared 
with no change in electrical properties but at 950°C the material properties 
were again affected.
9. Post-implantation annealing
A number of SI GaAs 3 cm diameter wafers have been uniformly implanted
with Se ions at 400 keV energy with low doses, less than 5 x 1012 cm-2. After
annealing some were assessed by standard Van der Pauw-Hall measurements
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while others were processed as part of the integrated circuit development. The 
integrated circuit pattern was repeated ~  600 times on a 3 cm diameter wafer 
and measurement of the test FETs gave an extremely accurate assessment of 
implantation uniformity and the relationship between implantation conditions 
and FET parameters. The control over dosimetry was demonstrated and 
Fig. 9 shows Hall profiles of samples taken from three different wafers implanted 
at 400 keV energy with doses of 5, 3 and 2 x 1012 cm-2.
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Figure 9. Hall carrier concentration and mobility profiles taken from whole wafer 
implants of Se ions, energy 400 keV, doses 5, 3 and 2 x 1012 cm-2, implanted 
at 200°C and annealed at 850°C for 30 min.
A typical variation of 12 sheet Hall measurements over a wafer were + 5%. 
Measurements of the saturation current of FETs before gate deposition over 
wafers showed extremely good uniformity with standard deviations between 
7-10%, a typical set of results are shown in Fig. 10(a-6). A histogram of 
saturation current for a 400 keV, 3 x 1012 cm-2 implant is shown in Fig. 10(a) 
with an average value of 18 mA and standard deviation of 7-7%, while Fig. 10(6) 
shows a contour map of this distribution demonstrating the excellent uni­
formity.
10. Summary
No single assessment technique gave full characterization of silicon nitride
encapsulation for GaAs, making full characterization a protracted experiment. 
The initial characterization of growth conditions and film quality depended on 
the careful use of the ellipsometer in conjunction with etch rate tests and
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Figure 10. Results of measurement of FET drain source saturation current before 
gate deposition for whole wafer implanted with Se ions energy 400 keV dose 
3 x 1012 cm-2, (a) Histogram of saturation current. (b) Contour map of the
distribution.
comparing the result obtained with literature values. Rutherford back- 
scattering confirmed the films to be stoichiometric for thick films ( ~2000 A) 
and slightly silicon rich for thin films ( ~  1000 A). A comparison of films 
deposited on silicon substrates of rapid CVD Si3N 4 to conventionally grown
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CVD Si3N 4 and plasma Si3N 4 showed them all to be very similar in composition. 
Auger profiling provided precision assessment of composition and quality for 
films deposited on GaAs substrates.
The initial problem of oxygen contamination was identified and associated 
out-diffusion of Ga at 850°C. After elimination of oxygen in the nitride samples 
were annealed to 950°C before detecting signs of degradation again due to Ga 
out-diffusion. Assessment of n-on-n+ epi-GaAs showed that the encapsulation 
process did not alter the material properties. Subsequent annealing experi­
ments confirmed the samples were indeed passivated for temperatures up to 
925°C and again, as for Auger profiling, 950°C was defined as the temperature 
at which signs of degradation were observed.
The carrier concentration of epi-GaAs fell and an associated peak at 1*36 eV 
was observed by cathodoluminescence due to Ga out-diffusion. Therefore a 
safe working temperature of 925°C has been defined. The experimental work 
presented here has fully characterized the qualities and limitations of the 
rapidly deposited CVD Si3N4 encapsulation and was considered essential before 
embarking on ion implantation experiments.
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